2025-05-22 19:59:12 +00:00
// Code generated by x/arch/internal/simdgen using 'go run . -xedPath $XED_PATH -o godefs -goroot $GOROOT go.yaml types.yaml categories.yaml'; DO NOT EDIT.
2025-03-31 10:45:23 +11:00
2025-08-07 17:05:50 +00:00
(AbsInt8x16 ...) => (VPABSB128 ...)
(AbsInt8x32 ...) => (VPABSB256 ...)
(AbsInt8x64 ...) => (VPABSB512 ...)
(AbsInt16x8 ...) => (VPABSW128 ...)
(AbsInt16x16 ...) => (VPABSW256 ...)
(AbsInt16x32 ...) => (VPABSW512 ...)
(AbsInt32x4 ...) => (VPABSD128 ...)
(AbsInt32x8 ...) => (VPABSD256 ...)
(AbsInt32x16 ...) => (VPABSD512 ...)
(AbsInt64x2 ...) => (VPABSQ128 ...)
(AbsInt64x4 ...) => (VPABSQ256 ...)
(AbsInt64x8 ...) => (VPABSQ512 ...)
2025-06-12 03:54:34 +00:00
(AddFloat32x4 ...) => (VADDPS128 ...)
(AddFloat32x8 ...) => (VADDPS256 ...)
2025-06-25 15:58:17 -04:00
(AddFloat32x16 ...) => (VADDPS512 ...)
2025-06-12 03:54:34 +00:00
(AddFloat64x2 ...) => (VADDPD128 ...)
(AddFloat64x4 ...) => (VADDPD256 ...)
(AddFloat64x8 ...) => (VADDPD512 ...)
2025-06-25 15:58:17 -04:00
(AddInt8x16 ...) => (VPADDB128 ...)
(AddInt8x32 ...) => (VPADDB256 ...)
(AddInt8x64 ...) => (VPADDB512 ...)
(AddInt16x8 ...) => (VPADDW128 ...)
2025-06-12 03:54:34 +00:00
(AddInt16x16 ...) => (VPADDW256 ...)
(AddInt16x32 ...) => (VPADDW512 ...)
(AddInt32x4 ...) => (VPADDD128 ...)
(AddInt32x8 ...) => (VPADDD256 ...)
2025-06-25 15:58:17 -04:00
(AddInt32x16 ...) => (VPADDD512 ...)
2025-06-12 03:54:34 +00:00
(AddInt64x2 ...) => (VPADDQ128 ...)
(AddInt64x4 ...) => (VPADDQ256 ...)
(AddInt64x8 ...) => (VPADDQ512 ...)
2025-06-25 15:58:17 -04:00
(AddUint8x16 ...) => (VPADDB128 ...)
(AddUint8x32 ...) => (VPADDB256 ...)
(AddUint8x64 ...) => (VPADDB512 ...)
(AddUint16x8 ...) => (VPADDW128 ...)
2025-06-12 03:54:34 +00:00
(AddUint16x16 ...) => (VPADDW256 ...)
(AddUint16x32 ...) => (VPADDW512 ...)
(AddUint32x4 ...) => (VPADDD128 ...)
(AddUint32x8 ...) => (VPADDD256 ...)
2025-06-25 15:58:17 -04:00
(AddUint32x16 ...) => (VPADDD512 ...)
2025-06-12 03:54:34 +00:00
(AddUint64x2 ...) => (VPADDQ128 ...)
(AddUint64x4 ...) => (VPADDQ256 ...)
(AddUint64x8 ...) => (VPADDQ512 ...)
2025-08-07 17:05:50 +00:00
(AddDotProdPairsSaturatedInt32x4 ...) => (VPDPWSSDS128 ...)
(AddDotProdPairsSaturatedInt32x8 ...) => (VPDPWSSDS256 ...)
(AddDotProdPairsSaturatedInt32x16 ...) => (VPDPWSSDS512 ...)
(AddDotProdQuadrupleInt32x4 ...) => (VPDPBUSD128 ...)
(AddDotProdQuadrupleInt32x8 ...) => (VPDPBUSD256 ...)
(AddDotProdQuadrupleInt32x16 ...) => (VPDPBUSD512 ...)
(AddDotProdQuadrupleSaturatedInt32x4 ...) => (VPDPBUSDS128 ...)
(AddDotProdQuadrupleSaturatedInt32x8 ...) => (VPDPBUSDS256 ...)
(AddDotProdQuadrupleSaturatedInt32x16 ...) => (VPDPBUSDS512 ...)
2025-08-01 15:58:29 -04:00
(AddPairsFloat32x4 ...) => (VHADDPS128 ...)
(AddPairsFloat32x8 ...) => (VHADDPS256 ...)
(AddPairsFloat64x2 ...) => (VHADDPD128 ...)
(AddPairsFloat64x4 ...) => (VHADDPD256 ...)
(AddPairsInt16x8 ...) => (VPHADDW128 ...)
(AddPairsInt16x16 ...) => (VPHADDW256 ...)
(AddPairsInt32x4 ...) => (VPHADDD128 ...)
(AddPairsInt32x8 ...) => (VPHADDD256 ...)
(AddPairsUint16x8 ...) => (VPHADDW128 ...)
(AddPairsUint16x16 ...) => (VPHADDW256 ...)
(AddPairsUint32x4 ...) => (VPHADDD128 ...)
(AddPairsUint32x8 ...) => (VPHADDD256 ...)
(AddPairsSaturatedInt16x8 ...) => (VPHADDSW128 ...)
(AddPairsSaturatedInt16x16 ...) => (VPHADDSW256 ...)
(AddSaturatedInt8x16 ...) => (VPADDSB128 ...)
(AddSaturatedInt8x32 ...) => (VPADDSB256 ...)
(AddSaturatedInt8x64 ...) => (VPADDSB512 ...)
(AddSaturatedInt16x8 ...) => (VPADDSW128 ...)
(AddSaturatedInt16x16 ...) => (VPADDSW256 ...)
(AddSaturatedInt16x32 ...) => (VPADDSW512 ...)
2025-08-07 17:05:50 +00:00
(AddSaturatedUint8x16 ...) => (VPADDUSB128 ...)
(AddSaturatedUint8x32 ...) => (VPADDUSB256 ...)
(AddSaturatedUint8x64 ...) => (VPADDUSB512 ...)
(AddSaturatedUint16x8 ...) => (VPADDUSW128 ...)
(AddSaturatedUint16x16 ...) => (VPADDUSW256 ...)
(AddSaturatedUint16x32 ...) => (VPADDUSW512 ...)
2025-06-12 16:21:35 +00:00
(AddSubFloat32x4 ...) => (VADDSUBPS128 ...)
(AddSubFloat32x8 ...) => (VADDSUBPS256 ...)
(AddSubFloat64x2 ...) => (VADDSUBPD128 ...)
(AddSubFloat64x4 ...) => (VADDSUBPD256 ...)
2025-06-25 15:58:17 -04:00
(AndInt8x16 ...) => (VPAND128 ...)
(AndInt8x32 ...) => (VPAND256 ...)
2025-08-01 19:13:13 +00:00
(AndInt8x64 ...) => (VPANDD512 ...)
2025-06-12 03:54:34 +00:00
(AndInt16x8 ...) => (VPAND128 ...)
2025-06-25 15:58:17 -04:00
(AndInt16x16 ...) => (VPAND256 ...)
2025-08-01 19:13:13 +00:00
(AndInt16x32 ...) => (VPANDD512 ...)
2025-06-12 03:54:34 +00:00
(AndInt32x4 ...) => (VPAND128 ...)
(AndInt32x8 ...) => (VPAND256 ...)
2025-06-25 15:58:17 -04:00
(AndInt32x16 ...) => (VPANDD512 ...)
2025-06-12 03:54:34 +00:00
(AndInt64x2 ...) => (VPAND128 ...)
(AndInt64x4 ...) => (VPAND256 ...)
(AndInt64x8 ...) => (VPANDQ512 ...)
2025-06-25 15:58:17 -04:00
(AndUint8x16 ...) => (VPAND128 ...)
(AndUint8x32 ...) => (VPAND256 ...)
2025-08-01 19:13:13 +00:00
(AndUint8x64 ...) => (VPANDD512 ...)
2025-06-12 03:54:34 +00:00
(AndUint16x8 ...) => (VPAND128 ...)
2025-06-25 15:58:17 -04:00
(AndUint16x16 ...) => (VPAND256 ...)
2025-08-01 19:13:13 +00:00
(AndUint16x32 ...) => (VPANDD512 ...)
2025-06-12 03:54:34 +00:00
(AndUint32x4 ...) => (VPAND128 ...)
(AndUint32x8 ...) => (VPAND256 ...)
2025-06-25 15:58:17 -04:00
(AndUint32x16 ...) => (VPANDD512 ...)
2025-06-12 03:54:34 +00:00
(AndUint64x2 ...) => (VPAND128 ...)
(AndUint64x4 ...) => (VPAND256 ...)
(AndUint64x8 ...) => (VPANDQ512 ...)
2025-06-25 15:58:17 -04:00
(AndNotInt8x16 ...) => (VPANDN128 ...)
(AndNotInt8x32 ...) => (VPANDN256 ...)
2025-08-01 19:13:13 +00:00
(AndNotInt8x64 ...) => (VPANDND512 ...)
2025-06-12 03:54:34 +00:00
(AndNotInt16x8 ...) => (VPANDN128 ...)
2025-06-25 15:58:17 -04:00
(AndNotInt16x16 ...) => (VPANDN256 ...)
2025-08-01 19:13:13 +00:00
(AndNotInt16x32 ...) => (VPANDND512 ...)
2025-06-12 03:54:34 +00:00
(AndNotInt32x4 ...) => (VPANDN128 ...)
(AndNotInt32x8 ...) => (VPANDN256 ...)
2025-06-25 15:58:17 -04:00
(AndNotInt32x16 ...) => (VPANDND512 ...)
2025-06-12 03:54:34 +00:00
(AndNotInt64x2 ...) => (VPANDN128 ...)
(AndNotInt64x4 ...) => (VPANDN256 ...)
(AndNotInt64x8 ...) => (VPANDNQ512 ...)
2025-06-25 15:58:17 -04:00
(AndNotUint8x16 ...) => (VPANDN128 ...)
(AndNotUint8x32 ...) => (VPANDN256 ...)
2025-08-01 19:13:13 +00:00
(AndNotUint8x64 ...) => (VPANDND512 ...)
2025-06-12 03:54:34 +00:00
(AndNotUint16x8 ...) => (VPANDN128 ...)
2025-06-25 15:58:17 -04:00
(AndNotUint16x16 ...) => (VPANDN256 ...)
2025-08-01 19:13:13 +00:00
(AndNotUint16x32 ...) => (VPANDND512 ...)
2025-06-12 03:54:34 +00:00
(AndNotUint32x4 ...) => (VPANDN128 ...)
(AndNotUint32x8 ...) => (VPANDN256 ...)
2025-06-25 15:58:17 -04:00
(AndNotUint32x16 ...) => (VPANDND512 ...)
2025-06-12 03:54:34 +00:00
(AndNotUint64x2 ...) => (VPANDN128 ...)
(AndNotUint64x4 ...) => (VPANDN256 ...)
(AndNotUint64x8 ...) => (VPANDNQ512 ...)
(AverageUint8x16 ...) => (VPAVGB128 ...)
(AverageUint8x32 ...) => (VPAVGB256 ...)
(AverageUint8x64 ...) => (VPAVGB512 ...)
2025-06-25 15:58:17 -04:00
(AverageUint16x8 ...) => (VPAVGW128 ...)
(AverageUint16x16 ...) => (VPAVGW256 ...)
(AverageUint16x32 ...) => (VPAVGW512 ...)
2025-08-05 17:34:05 -04:00
(Broadcast128Float32x4 ...) => (VBROADCASTSS128 ...)
(Broadcast128Float64x2 ...) => (VPBROADCASTQ128 ...)
(Broadcast128Int8x16 ...) => (VPBROADCASTB128 ...)
(Broadcast128Int16x8 ...) => (VPBROADCASTW128 ...)
(Broadcast128Int32x4 ...) => (VPBROADCASTD128 ...)
(Broadcast128Int64x2 ...) => (VPBROADCASTQ128 ...)
(Broadcast128Uint8x16 ...) => (VPBROADCASTB128 ...)
(Broadcast128Uint16x8 ...) => (VPBROADCASTW128 ...)
(Broadcast128Uint32x4 ...) => (VPBROADCASTD128 ...)
(Broadcast128Uint64x2 ...) => (VPBROADCASTQ128 ...)
(Broadcast256Float32x4 ...) => (VBROADCASTSS256 ...)
(Broadcast256Float64x2 ...) => (VBROADCASTSD256 ...)
(Broadcast256Int8x16 ...) => (VPBROADCASTB256 ...)
(Broadcast256Int16x8 ...) => (VPBROADCASTW256 ...)
(Broadcast256Int32x4 ...) => (VPBROADCASTD256 ...)
(Broadcast256Int64x2 ...) => (VPBROADCASTQ256 ...)
(Broadcast256Uint8x16 ...) => (VPBROADCASTB256 ...)
(Broadcast256Uint16x8 ...) => (VPBROADCASTW256 ...)
(Broadcast256Uint32x4 ...) => (VPBROADCASTD256 ...)
(Broadcast256Uint64x2 ...) => (VPBROADCASTQ256 ...)
(Broadcast512Float32x4 ...) => (VBROADCASTSS512 ...)
(Broadcast512Float64x2 ...) => (VBROADCASTSD512 ...)
(Broadcast512Int8x16 ...) => (VPBROADCASTB512 ...)
(Broadcast512Int16x8 ...) => (VPBROADCASTW512 ...)
(Broadcast512Int32x4 ...) => (VPBROADCASTD512 ...)
(Broadcast512Int64x2 ...) => (VPBROADCASTQ512 ...)
(Broadcast512Uint8x16 ...) => (VPBROADCASTB512 ...)
(Broadcast512Uint16x8 ...) => (VPBROADCASTW512 ...)
(Broadcast512Uint32x4 ...) => (VPBROADCASTD512 ...)
(Broadcast512Uint64x2 ...) => (VPBROADCASTQ512 ...)
2025-06-12 16:21:35 +00:00
(CeilFloat32x4 x) => (VROUNDPS128 [2] x)
(CeilFloat32x8 x) => (VROUNDPS256 [2] x)
(CeilFloat64x2 x) => (VROUNDPD128 [2] x)
(CeilFloat64x4 x) => (VROUNDPD256 [2] x)
2025-08-01 15:58:29 -04:00
(CeilScaledFloat32x4 [a] x) => (VRNDSCALEPS128 [a+2] x)
(CeilScaledFloat32x8 [a] x) => (VRNDSCALEPS256 [a+2] x)
(CeilScaledFloat32x16 [a] x) => (VRNDSCALEPS512 [a+2] x)
(CeilScaledFloat64x2 [a] x) => (VRNDSCALEPD128 [a+2] x)
(CeilScaledFloat64x4 [a] x) => (VRNDSCALEPD256 [a+2] x)
(CeilScaledFloat64x8 [a] x) => (VRNDSCALEPD512 [a+2] x)
(CeilScaledResidueFloat32x4 [a] x) => (VREDUCEPS128 [a+2] x)
(CeilScaledResidueFloat32x8 [a] x) => (VREDUCEPS256 [a+2] x)
(CeilScaledResidueFloat32x16 [a] x) => (VREDUCEPS512 [a+2] x)
(CeilScaledResidueFloat64x2 [a] x) => (VREDUCEPD128 [a+2] x)
(CeilScaledResidueFloat64x4 [a] x) => (VREDUCEPD256 [a+2] x)
(CeilScaledResidueFloat64x8 [a] x) => (VREDUCEPD512 [a+2] x)
2025-07-14 20:29:46 +00:00
(CompressFloat32x4 x mask) => (VCOMPRESSPSMasked128 x (VPMOVVec32x4ToM <types.TypeMask> mask))
(CompressFloat32x8 x mask) => (VCOMPRESSPSMasked256 x (VPMOVVec32x8ToM <types.TypeMask> mask))
(CompressFloat32x16 x mask) => (VCOMPRESSPSMasked512 x (VPMOVVec32x16ToM <types.TypeMask> mask))
(CompressFloat64x2 x mask) => (VCOMPRESSPDMasked128 x (VPMOVVec64x2ToM <types.TypeMask> mask))
(CompressFloat64x4 x mask) => (VCOMPRESSPDMasked256 x (VPMOVVec64x4ToM <types.TypeMask> mask))
(CompressFloat64x8 x mask) => (VCOMPRESSPDMasked512 x (VPMOVVec64x8ToM <types.TypeMask> mask))
(CompressInt8x16 x mask) => (VPCOMPRESSBMasked128 x (VPMOVVec8x16ToM <types.TypeMask> mask))
(CompressInt8x32 x mask) => (VPCOMPRESSBMasked256 x (VPMOVVec8x32ToM <types.TypeMask> mask))
(CompressInt8x64 x mask) => (VPCOMPRESSBMasked512 x (VPMOVVec8x64ToM <types.TypeMask> mask))
(CompressInt16x8 x mask) => (VPCOMPRESSWMasked128 x (VPMOVVec16x8ToM <types.TypeMask> mask))
(CompressInt16x16 x mask) => (VPCOMPRESSWMasked256 x (VPMOVVec16x16ToM <types.TypeMask> mask))
(CompressInt16x32 x mask) => (VPCOMPRESSWMasked512 x (VPMOVVec16x32ToM <types.TypeMask> mask))
(CompressInt32x4 x mask) => (VPCOMPRESSDMasked128 x (VPMOVVec32x4ToM <types.TypeMask> mask))
(CompressInt32x8 x mask) => (VPCOMPRESSDMasked256 x (VPMOVVec32x8ToM <types.TypeMask> mask))
(CompressInt32x16 x mask) => (VPCOMPRESSDMasked512 x (VPMOVVec32x16ToM <types.TypeMask> mask))
(CompressInt64x2 x mask) => (VPCOMPRESSQMasked128 x (VPMOVVec64x2ToM <types.TypeMask> mask))
(CompressInt64x4 x mask) => (VPCOMPRESSQMasked256 x (VPMOVVec64x4ToM <types.TypeMask> mask))
(CompressInt64x8 x mask) => (VPCOMPRESSQMasked512 x (VPMOVVec64x8ToM <types.TypeMask> mask))
(CompressUint8x16 x mask) => (VPCOMPRESSBMasked128 x (VPMOVVec8x16ToM <types.TypeMask> mask))
(CompressUint8x32 x mask) => (VPCOMPRESSBMasked256 x (VPMOVVec8x32ToM <types.TypeMask> mask))
(CompressUint8x64 x mask) => (VPCOMPRESSBMasked512 x (VPMOVVec8x64ToM <types.TypeMask> mask))
(CompressUint16x8 x mask) => (VPCOMPRESSWMasked128 x (VPMOVVec16x8ToM <types.TypeMask> mask))
(CompressUint16x16 x mask) => (VPCOMPRESSWMasked256 x (VPMOVVec16x16ToM <types.TypeMask> mask))
(CompressUint16x32 x mask) => (VPCOMPRESSWMasked512 x (VPMOVVec16x32ToM <types.TypeMask> mask))
(CompressUint32x4 x mask) => (VPCOMPRESSDMasked128 x (VPMOVVec32x4ToM <types.TypeMask> mask))
(CompressUint32x8 x mask) => (VPCOMPRESSDMasked256 x (VPMOVVec32x8ToM <types.TypeMask> mask))
(CompressUint32x16 x mask) => (VPCOMPRESSDMasked512 x (VPMOVVec32x16ToM <types.TypeMask> mask))
(CompressUint64x2 x mask) => (VPCOMPRESSQMasked128 x (VPMOVVec64x2ToM <types.TypeMask> mask))
(CompressUint64x4 x mask) => (VPCOMPRESSQMasked256 x (VPMOVVec64x4ToM <types.TypeMask> mask))
(CompressUint64x8 x mask) => (VPCOMPRESSQMasked512 x (VPMOVVec64x8ToM <types.TypeMask> mask))
2025-07-22 15:02:45 -04:00
(ConvertToInt32Float32x4 ...) => (VCVTTPS2DQ128 ...)
(ConvertToInt32Float32x8 ...) => (VCVTTPS2DQ256 ...)
(ConvertToInt32Float32x16 ...) => (VCVTTPS2DQ512 ...)
(ConvertToUint32Float32x4 ...) => (VCVTPS2UDQ128 ...)
(ConvertToUint32Float32x8 ...) => (VCVTPS2UDQ256 ...)
(ConvertToUint32Float32x16 ...) => (VCVTPS2UDQ512 ...)
2025-08-07 17:05:50 +00:00
(CopySignInt8x16 ...) => (VPSIGNB128 ...)
(CopySignInt8x32 ...) => (VPSIGNB256 ...)
(CopySignInt16x8 ...) => (VPSIGNW128 ...)
(CopySignInt16x16 ...) => (VPSIGNW256 ...)
(CopySignInt32x4 ...) => (VPSIGND128 ...)
(CopySignInt32x8 ...) => (VPSIGND256 ...)
2025-06-12 03:54:34 +00:00
(DivFloat32x4 ...) => (VDIVPS128 ...)
(DivFloat32x8 ...) => (VDIVPS256 ...)
2025-06-25 15:58:17 -04:00
(DivFloat32x16 ...) => (VDIVPS512 ...)
2025-06-12 03:54:34 +00:00
(DivFloat64x2 ...) => (VDIVPD128 ...)
(DivFloat64x4 ...) => (VDIVPD256 ...)
(DivFloat64x8 ...) => (VDIVPD512 ...)
2025-08-07 17:05:50 +00:00
(DotProdPairsInt16x8 ...) => (VPMADDWD128 ...)
(DotProdPairsInt16x16 ...) => (VPMADDWD256 ...)
(DotProdPairsInt16x32 ...) => (VPMADDWD512 ...)
(DotProdPairsSaturatedUint8x16 ...) => (VPMADDUBSW128 ...)
(DotProdPairsSaturatedUint8x32 ...) => (VPMADDUBSW256 ...)
(DotProdPairsSaturatedUint8x64 ...) => (VPMADDUBSW512 ...)
2025-06-12 03:54:34 +00:00
(EqualFloat32x4 x y) => (VCMPPS128 [0] x y)
(EqualFloat32x8 x y) => (VCMPPS256 [0] x y)
2025-06-25 15:58:17 -04:00
(EqualFloat32x16 x y) => (VPMOVMToVec32x16 (VCMPPS512 [0] x y))
2025-06-12 03:54:34 +00:00
(EqualFloat64x2 x y) => (VCMPPD128 [0] x y)
(EqualFloat64x4 x y) => (VCMPPD256 [0] x y)
(EqualFloat64x8 x y) => (VPMOVMToVec64x8 (VCMPPD512 [0] x y))
2025-06-25 15:58:17 -04:00
(EqualInt8x16 ...) => (VPCMPEQB128 ...)
(EqualInt8x32 ...) => (VPCMPEQB256 ...)
2025-07-23 07:37:14 +00:00
(EqualInt8x64 x y) => (VPMOVMToVec8x64 (VPCMPEQB512 x y))
2025-06-25 15:58:17 -04:00
(EqualInt16x8 ...) => (VPCMPEQW128 ...)
2025-06-12 03:54:34 +00:00
(EqualInt16x16 ...) => (VPCMPEQW256 ...)
2025-07-23 07:37:14 +00:00
(EqualInt16x32 x y) => (VPMOVMToVec16x32 (VPCMPEQW512 x y))
2025-06-12 03:54:34 +00:00
(EqualInt32x4 ...) => (VPCMPEQD128 ...)
(EqualInt32x8 ...) => (VPCMPEQD256 ...)
2025-07-23 07:37:14 +00:00
(EqualInt32x16 x y) => (VPMOVMToVec32x16 (VPCMPEQD512 x y))
2025-06-12 03:54:34 +00:00
(EqualInt64x2 ...) => (VPCMPEQQ128 ...)
(EqualInt64x4 ...) => (VPCMPEQQ256 ...)
2025-07-23 07:37:14 +00:00
(EqualInt64x8 x y) => (VPMOVMToVec64x8 (VPCMPEQQ512 x y))
2025-07-09 16:24:34 +00:00
(EqualUint8x16 ...) => (VPCMPEQB128 ...)
(EqualUint8x32 ...) => (VPCMPEQB256 ...)
2025-07-23 07:37:14 +00:00
(EqualUint8x64 x y) => (VPMOVMToVec8x64 (VPCMPEQB512 x y))
2025-07-09 16:24:34 +00:00
(EqualUint16x8 ...) => (VPCMPEQW128 ...)
(EqualUint16x16 ...) => (VPCMPEQW256 ...)
2025-07-23 07:37:14 +00:00
(EqualUint16x32 x y) => (VPMOVMToVec16x32 (VPCMPEQW512 x y))
2025-07-09 16:24:34 +00:00
(EqualUint32x4 ...) => (VPCMPEQD128 ...)
(EqualUint32x8 ...) => (VPCMPEQD256 ...)
2025-07-23 07:37:14 +00:00
(EqualUint32x16 x y) => (VPMOVMToVec32x16 (VPCMPEQD512 x y))
2025-07-09 16:24:34 +00:00
(EqualUint64x2 ...) => (VPCMPEQQ128 ...)
(EqualUint64x4 ...) => (VPCMPEQQ256 ...)
2025-07-23 07:37:14 +00:00
(EqualUint64x8 x y) => (VPMOVMToVec64x8 (VPCMPEQQ512 x y))
2025-08-05 19:42:12 +00:00
(ExpandFloat32x4 x mask) => (VEXPANDPSMasked128 x (VPMOVVec32x4ToM <types.TypeMask> mask))
(ExpandFloat32x8 x mask) => (VEXPANDPSMasked256 x (VPMOVVec32x8ToM <types.TypeMask> mask))
(ExpandFloat32x16 x mask) => (VEXPANDPSMasked512 x (VPMOVVec32x16ToM <types.TypeMask> mask))
(ExpandFloat64x2 x mask) => (VEXPANDPDMasked128 x (VPMOVVec64x2ToM <types.TypeMask> mask))
(ExpandFloat64x4 x mask) => (VEXPANDPDMasked256 x (VPMOVVec64x4ToM <types.TypeMask> mask))
(ExpandFloat64x8 x mask) => (VEXPANDPDMasked512 x (VPMOVVec64x8ToM <types.TypeMask> mask))
(ExpandInt8x16 x mask) => (VPEXPANDBMasked128 x (VPMOVVec8x16ToM <types.TypeMask> mask))
(ExpandInt8x32 x mask) => (VPEXPANDBMasked256 x (VPMOVVec8x32ToM <types.TypeMask> mask))
(ExpandInt8x64 x mask) => (VPEXPANDBMasked512 x (VPMOVVec8x64ToM <types.TypeMask> mask))
(ExpandInt16x8 x mask) => (VPEXPANDWMasked128 x (VPMOVVec16x8ToM <types.TypeMask> mask))
(ExpandInt16x16 x mask) => (VPEXPANDWMasked256 x (VPMOVVec16x16ToM <types.TypeMask> mask))
(ExpandInt16x32 x mask) => (VPEXPANDWMasked512 x (VPMOVVec16x32ToM <types.TypeMask> mask))
(ExpandInt32x4 x mask) => (VPEXPANDDMasked128 x (VPMOVVec32x4ToM <types.TypeMask> mask))
(ExpandInt32x8 x mask) => (VPEXPANDDMasked256 x (VPMOVVec32x8ToM <types.TypeMask> mask))
(ExpandInt32x16 x mask) => (VPEXPANDDMasked512 x (VPMOVVec32x16ToM <types.TypeMask> mask))
(ExpandInt64x2 x mask) => (VPEXPANDQMasked128 x (VPMOVVec64x2ToM <types.TypeMask> mask))
(ExpandInt64x4 x mask) => (VPEXPANDQMasked256 x (VPMOVVec64x4ToM <types.TypeMask> mask))
(ExpandInt64x8 x mask) => (VPEXPANDQMasked512 x (VPMOVVec64x8ToM <types.TypeMask> mask))
(ExpandUint8x16 x mask) => (VPEXPANDBMasked128 x (VPMOVVec8x16ToM <types.TypeMask> mask))
(ExpandUint8x32 x mask) => (VPEXPANDBMasked256 x (VPMOVVec8x32ToM <types.TypeMask> mask))
(ExpandUint8x64 x mask) => (VPEXPANDBMasked512 x (VPMOVVec8x64ToM <types.TypeMask> mask))
(ExpandUint16x8 x mask) => (VPEXPANDWMasked128 x (VPMOVVec16x8ToM <types.TypeMask> mask))
(ExpandUint16x16 x mask) => (VPEXPANDWMasked256 x (VPMOVVec16x16ToM <types.TypeMask> mask))
(ExpandUint16x32 x mask) => (VPEXPANDWMasked512 x (VPMOVVec16x32ToM <types.TypeMask> mask))
(ExpandUint32x4 x mask) => (VPEXPANDDMasked128 x (VPMOVVec32x4ToM <types.TypeMask> mask))
(ExpandUint32x8 x mask) => (VPEXPANDDMasked256 x (VPMOVVec32x8ToM <types.TypeMask> mask))
(ExpandUint32x16 x mask) => (VPEXPANDDMasked512 x (VPMOVVec32x16ToM <types.TypeMask> mask))
(ExpandUint64x2 x mask) => (VPEXPANDQMasked128 x (VPMOVVec64x2ToM <types.TypeMask> mask))
(ExpandUint64x4 x mask) => (VPEXPANDQMasked256 x (VPMOVVec64x4ToM <types.TypeMask> mask))
(ExpandUint64x8 x mask) => (VPEXPANDQMasked512 x (VPMOVVec64x8ToM <types.TypeMask> mask))
2025-06-12 16:21:35 +00:00
(FloorFloat32x4 x) => (VROUNDPS128 [1] x)
(FloorFloat32x8 x) => (VROUNDPS256 [1] x)
(FloorFloat64x2 x) => (VROUNDPD128 [1] x)
(FloorFloat64x4 x) => (VROUNDPD256 [1] x)
2025-08-01 15:58:29 -04:00
(FloorScaledFloat32x4 [a] x) => (VRNDSCALEPS128 [a+1] x)
(FloorScaledFloat32x8 [a] x) => (VRNDSCALEPS256 [a+1] x)
(FloorScaledFloat32x16 [a] x) => (VRNDSCALEPS512 [a+1] x)
(FloorScaledFloat64x2 [a] x) => (VRNDSCALEPD128 [a+1] x)
(FloorScaledFloat64x4 [a] x) => (VRNDSCALEPD256 [a+1] x)
(FloorScaledFloat64x8 [a] x) => (VRNDSCALEPD512 [a+1] x)
(FloorScaledResidueFloat32x4 [a] x) => (VREDUCEPS128 [a+1] x)
(FloorScaledResidueFloat32x8 [a] x) => (VREDUCEPS256 [a+1] x)
(FloorScaledResidueFloat32x16 [a] x) => (VREDUCEPS512 [a+1] x)
(FloorScaledResidueFloat64x2 [a] x) => (VREDUCEPD128 [a+1] x)
(FloorScaledResidueFloat64x4 [a] x) => (VREDUCEPD256 [a+1] x)
(FloorScaledResidueFloat64x8 [a] x) => (VREDUCEPD512 [a+1] x)
2025-07-08 12:52:30 -04:00
(GaloisFieldAffineTransformUint8x16 ...) => (VGF2P8AFFINEQB128 ...)
(GaloisFieldAffineTransformUint8x32 ...) => (VGF2P8AFFINEQB256 ...)
(GaloisFieldAffineTransformUint8x64 ...) => (VGF2P8AFFINEQB512 ...)
2025-07-11 02:11:22 +00:00
(GaloisFieldAffineTransformInverseUint8x16 ...) => (VGF2P8AFFINEINVQB128 ...)
(GaloisFieldAffineTransformInverseUint8x32 ...) => (VGF2P8AFFINEINVQB256 ...)
(GaloisFieldAffineTransformInverseUint8x64 ...) => (VGF2P8AFFINEINVQB512 ...)
2025-06-26 04:07:48 +00:00
(GaloisFieldMulUint8x16 ...) => (VGF2P8MULB128 ...)
(GaloisFieldMulUint8x32 ...) => (VGF2P8MULB256 ...)
(GaloisFieldMulUint8x64 ...) => (VGF2P8MULB512 ...)
2025-08-14 17:26:15 -04:00
(GetElemFloat32x4 ...) => (VPEXTRD128 ...)
(GetElemFloat64x2 ...) => (VPEXTRQ128 ...)
2025-07-08 12:52:30 -04:00
(GetElemInt8x16 ...) => (VPEXTRB128 ...)
(GetElemInt16x8 ...) => (VPEXTRW128 ...)
(GetElemInt32x4 ...) => (VPEXTRD128 ...)
(GetElemInt64x2 ...) => (VPEXTRQ128 ...)
(GetElemUint8x16 ...) => (VPEXTRB128 ...)
(GetElemUint16x8 ...) => (VPEXTRW128 ...)
(GetElemUint32x4 ...) => (VPEXTRD128 ...)
(GetElemUint64x2 ...) => (VPEXTRQ128 ...)
2025-08-05 19:07:51 +00:00
(GetHiFloat32x8 x) => (VEXTRACTF128128 [1] x)
(GetHiFloat32x16 x) => (VEXTRACTF64X4256 [1] x)
(GetHiFloat64x4 x) => (VEXTRACTF128128 [1] x)
(GetHiFloat64x8 x) => (VEXTRACTF64X4256 [1] x)
(GetHiInt8x32 x) => (VEXTRACTI128128 [1] x)
(GetHiInt8x64 x) => (VEXTRACTI64X4256 [1] x)
(GetHiInt16x16 x) => (VEXTRACTI128128 [1] x)
(GetHiInt16x32 x) => (VEXTRACTI64X4256 [1] x)
(GetHiInt32x8 x) => (VEXTRACTI128128 [1] x)
(GetHiInt32x16 x) => (VEXTRACTI64X4256 [1] x)
(GetHiInt64x4 x) => (VEXTRACTI128128 [1] x)
(GetHiInt64x8 x) => (VEXTRACTI64X4256 [1] x)
(GetHiUint8x32 x) => (VEXTRACTI128128 [1] x)
(GetHiUint8x64 x) => (VEXTRACTI64X4256 [1] x)
(GetHiUint16x16 x) => (VEXTRACTI128128 [1] x)
(GetHiUint16x32 x) => (VEXTRACTI64X4256 [1] x)
(GetHiUint32x8 x) => (VEXTRACTI128128 [1] x)
(GetHiUint32x16 x) => (VEXTRACTI64X4256 [1] x)
(GetHiUint64x4 x) => (VEXTRACTI128128 [1] x)
(GetHiUint64x8 x) => (VEXTRACTI64X4256 [1] x)
(GetLoFloat32x8 x) => (VEXTRACTF128128 [0] x)
(GetLoFloat32x16 x) => (VEXTRACTF64X4256 [0] x)
(GetLoFloat64x4 x) => (VEXTRACTF128128 [0] x)
(GetLoFloat64x8 x) => (VEXTRACTF64X4256 [0] x)
(GetLoInt8x32 x) => (VEXTRACTI128128 [0] x)
(GetLoInt8x64 x) => (VEXTRACTI64X4256 [0] x)
(GetLoInt16x16 x) => (VEXTRACTI128128 [0] x)
(GetLoInt16x32 x) => (VEXTRACTI64X4256 [0] x)
(GetLoInt32x8 x) => (VEXTRACTI128128 [0] x)
(GetLoInt32x16 x) => (VEXTRACTI64X4256 [0] x)
(GetLoInt64x4 x) => (VEXTRACTI128128 [0] x)
(GetLoInt64x8 x) => (VEXTRACTI64X4256 [0] x)
(GetLoUint8x32 x) => (VEXTRACTI128128 [0] x)
(GetLoUint8x64 x) => (VEXTRACTI64X4256 [0] x)
(GetLoUint16x16 x) => (VEXTRACTI128128 [0] x)
(GetLoUint16x32 x) => (VEXTRACTI64X4256 [0] x)
(GetLoUint32x8 x) => (VEXTRACTI128128 [0] x)
(GetLoUint32x16 x) => (VEXTRACTI64X4256 [0] x)
(GetLoUint64x4 x) => (VEXTRACTI128128 [0] x)
(GetLoUint64x8 x) => (VEXTRACTI64X4256 [0] x)
2025-07-08 02:41:33 +00:00
(GreaterFloat32x4 x y) => (VCMPPS128 [14] x y)
(GreaterFloat32x8 x y) => (VCMPPS256 [14] x y)
(GreaterFloat32x16 x y) => (VPMOVMToVec32x16 (VCMPPS512 [14] x y))
(GreaterFloat64x2 x y) => (VCMPPD128 [14] x y)
(GreaterFloat64x4 x y) => (VCMPPD256 [14] x y)
(GreaterFloat64x8 x y) => (VPMOVMToVec64x8 (VCMPPD512 [14] x y))
2025-06-25 15:58:17 -04:00
(GreaterInt8x16 ...) => (VPCMPGTB128 ...)
(GreaterInt8x32 ...) => (VPCMPGTB256 ...)
2025-07-23 07:37:14 +00:00
(GreaterInt8x64 x y) => (VPMOVMToVec8x64 (VPCMPGTB512 x y))
2025-06-25 15:58:17 -04:00
(GreaterInt16x8 ...) => (VPCMPGTW128 ...)
2025-06-12 03:54:34 +00:00
(GreaterInt16x16 ...) => (VPCMPGTW256 ...)
2025-07-23 07:37:14 +00:00
(GreaterInt16x32 x y) => (VPMOVMToVec16x32 (VPCMPGTW512 x y))
2025-06-12 03:54:34 +00:00
(GreaterInt32x4 ...) => (VPCMPGTD128 ...)
(GreaterInt32x8 ...) => (VPCMPGTD256 ...)
2025-07-23 07:37:14 +00:00
(GreaterInt32x16 x y) => (VPMOVMToVec32x16 (VPCMPGTD512 x y))
2025-07-09 16:24:34 +00:00
(GreaterInt64x2 ...) => (VPCMPGTQ128 ...)
2025-06-12 03:54:34 +00:00
(GreaterInt64x4 ...) => (VPCMPGTQ256 ...)
2025-07-23 07:37:14 +00:00
(GreaterInt64x8 x y) => (VPMOVMToVec64x8 (VPCMPGTQ512 x y))
2025-07-08 02:41:33 +00:00
(GreaterUint8x64 x y) => (VPMOVMToVec8x64 (VPCMPUB512 [14] x y))
(GreaterUint16x32 x y) => (VPMOVMToVec16x32 (VPCMPUW512 [14] x y))
(GreaterUint32x16 x y) => (VPMOVMToVec32x16 (VPCMPUD512 [14] x y))
(GreaterUint64x8 x y) => (VPMOVMToVec64x8 (VPCMPUQ512 [14] x y))
(GreaterEqualFloat32x4 x y) => (VCMPPS128 [13] x y)
(GreaterEqualFloat32x8 x y) => (VCMPPS256 [13] x y)
(GreaterEqualFloat32x16 x y) => (VPMOVMToVec32x16 (VCMPPS512 [13] x y))
(GreaterEqualFloat64x2 x y) => (VCMPPD128 [13] x y)
(GreaterEqualFloat64x4 x y) => (VCMPPD256 [13] x y)
(GreaterEqualFloat64x8 x y) => (VPMOVMToVec64x8 (VCMPPD512 [13] x y))
(GreaterEqualInt8x64 x y) => (VPMOVMToVec8x64 (VPCMPB512 [13] x y))
(GreaterEqualInt16x32 x y) => (VPMOVMToVec16x32 (VPCMPW512 [13] x y))
(GreaterEqualInt32x16 x y) => (VPMOVMToVec32x16 (VPCMPD512 [13] x y))
(GreaterEqualInt64x8 x y) => (VPMOVMToVec64x8 (VPCMPQ512 [13] x y))
(GreaterEqualUint8x64 x y) => (VPMOVMToVec8x64 (VPCMPUB512 [13] x y))
(GreaterEqualUint16x32 x y) => (VPMOVMToVec16x32 (VPCMPUW512 [13] x y))
(GreaterEqualUint32x16 x y) => (VPMOVMToVec32x16 (VPCMPUD512 [13] x y))
(GreaterEqualUint64x8 x y) => (VPMOVMToVec64x8 (VPCMPUQ512 [13] x y))
2025-06-12 03:54:34 +00:00
(IsNanFloat32x4 x y) => (VCMPPS128 [3] x y)
(IsNanFloat32x8 x y) => (VCMPPS256 [3] x y)
2025-06-25 15:58:17 -04:00
(IsNanFloat32x16 x y) => (VPMOVMToVec32x16 (VCMPPS512 [3] x y))
2025-06-12 03:54:34 +00:00
(IsNanFloat64x2 x y) => (VCMPPD128 [3] x y)
(IsNanFloat64x4 x y) => (VCMPPD256 [3] x y)
(IsNanFloat64x8 x y) => (VPMOVMToVec64x8 (VCMPPD512 [3] x y))
(LessFloat32x4 x y) => (VCMPPS128 [1] x y)
(LessFloat32x8 x y) => (VCMPPS256 [1] x y)
2025-06-25 15:58:17 -04:00
(LessFloat32x16 x y) => (VPMOVMToVec32x16 (VCMPPS512 [1] x y))
2025-06-12 03:54:34 +00:00
(LessFloat64x2 x y) => (VCMPPD128 [1] x y)
(LessFloat64x4 x y) => (VCMPPD256 [1] x y)
(LessFloat64x8 x y) => (VPMOVMToVec64x8 (VCMPPD512 [1] x y))
2025-06-25 15:58:17 -04:00
(LessInt8x64 x y) => (VPMOVMToVec8x64 (VPCMPB512 [1] x y))
2025-06-12 03:54:34 +00:00
(LessInt16x32 x y) => (VPMOVMToVec16x32 (VPCMPW512 [1] x y))
2025-06-25 15:58:17 -04:00
(LessInt32x16 x y) => (VPMOVMToVec32x16 (VPCMPD512 [1] x y))
2025-06-12 03:54:34 +00:00
(LessInt64x8 x y) => (VPMOVMToVec64x8 (VPCMPQ512 [1] x y))
2025-06-25 15:58:17 -04:00
(LessUint8x64 x y) => (VPMOVMToVec8x64 (VPCMPUB512 [1] x y))
2025-06-12 03:54:34 +00:00
(LessUint16x32 x y) => (VPMOVMToVec16x32 (VPCMPUW512 [1] x y))
2025-06-25 15:58:17 -04:00
(LessUint32x16 x y) => (VPMOVMToVec32x16 (VPCMPUD512 [1] x y))
2025-06-12 03:54:34 +00:00
(LessUint64x8 x y) => (VPMOVMToVec64x8 (VPCMPUQ512 [1] x y))
(LessEqualFloat32x4 x y) => (VCMPPS128 [2] x y)
(LessEqualFloat32x8 x y) => (VCMPPS256 [2] x y)
2025-06-25 15:58:17 -04:00
(LessEqualFloat32x16 x y) => (VPMOVMToVec32x16 (VCMPPS512 [2] x y))
2025-06-12 03:54:34 +00:00
(LessEqualFloat64x2 x y) => (VCMPPD128 [2] x y)
(LessEqualFloat64x4 x y) => (VCMPPD256 [2] x y)
(LessEqualFloat64x8 x y) => (VPMOVMToVec64x8 (VCMPPD512 [2] x y))
2025-06-25 15:58:17 -04:00
(LessEqualInt8x64 x y) => (VPMOVMToVec8x64 (VPCMPB512 [2] x y))
2025-06-12 03:54:34 +00:00
(LessEqualInt16x32 x y) => (VPMOVMToVec16x32 (VPCMPW512 [2] x y))
2025-06-25 15:58:17 -04:00
(LessEqualInt32x16 x y) => (VPMOVMToVec32x16 (VPCMPD512 [2] x y))
2025-06-12 03:54:34 +00:00
(LessEqualInt64x8 x y) => (VPMOVMToVec64x8 (VPCMPQ512 [2] x y))
2025-06-25 15:58:17 -04:00
(LessEqualUint8x64 x y) => (VPMOVMToVec8x64 (VPCMPUB512 [2] x y))
2025-06-12 03:54:34 +00:00
(LessEqualUint16x32 x y) => (VPMOVMToVec16x32 (VPCMPUW512 [2] x y))
2025-06-25 15:58:17 -04:00
(LessEqualUint32x16 x y) => (VPMOVMToVec32x16 (VPCMPUD512 [2] x y))
2025-06-12 03:54:34 +00:00
(LessEqualUint64x8 x y) => (VPMOVMToVec64x8 (VPCMPUQ512 [2] x y))
(MaxFloat32x4 ...) => (VMAXPS128 ...)
(MaxFloat32x8 ...) => (VMAXPS256 ...)
2025-06-25 15:58:17 -04:00
(MaxFloat32x16 ...) => (VMAXPS512 ...)
2025-06-12 03:54:34 +00:00
(MaxFloat64x2 ...) => (VMAXPD128 ...)
(MaxFloat64x4 ...) => (VMAXPD256 ...)
(MaxFloat64x8 ...) => (VMAXPD512 ...)
2025-06-25 15:58:17 -04:00
(MaxInt8x16 ...) => (VPMAXSB128 ...)
(MaxInt8x32 ...) => (VPMAXSB256 ...)
(MaxInt8x64 ...) => (VPMAXSB512 ...)
(MaxInt16x8 ...) => (VPMAXSW128 ...)
2025-06-12 03:54:34 +00:00
(MaxInt16x16 ...) => (VPMAXSW256 ...)
(MaxInt16x32 ...) => (VPMAXSW512 ...)
(MaxInt32x4 ...) => (VPMAXSD128 ...)
(MaxInt32x8 ...) => (VPMAXSD256 ...)
2025-06-25 15:58:17 -04:00
(MaxInt32x16 ...) => (VPMAXSD512 ...)
2025-06-12 03:54:34 +00:00
(MaxInt64x2 ...) => (VPMAXSQ128 ...)
(MaxInt64x4 ...) => (VPMAXSQ256 ...)
(MaxInt64x8 ...) => (VPMAXSQ512 ...)
2025-06-25 15:58:17 -04:00
(MaxUint8x16 ...) => (VPMAXUB128 ...)
(MaxUint8x32 ...) => (VPMAXUB256 ...)
(MaxUint8x64 ...) => (VPMAXUB512 ...)
(MaxUint16x8 ...) => (VPMAXUW128 ...)
2025-06-12 03:54:34 +00:00
(MaxUint16x16 ...) => (VPMAXUW256 ...)
(MaxUint16x32 ...) => (VPMAXUW512 ...)
(MaxUint32x4 ...) => (VPMAXUD128 ...)
(MaxUint32x8 ...) => (VPMAXUD256 ...)
2025-06-25 15:58:17 -04:00
(MaxUint32x16 ...) => (VPMAXUD512 ...)
2025-06-12 03:54:34 +00:00
(MaxUint64x2 ...) => (VPMAXUQ128 ...)
(MaxUint64x4 ...) => (VPMAXUQ256 ...)
(MaxUint64x8 ...) => (VPMAXUQ512 ...)
(MinFloat32x4 ...) => (VMINPS128 ...)
(MinFloat32x8 ...) => (VMINPS256 ...)
2025-06-25 15:58:17 -04:00
(MinFloat32x16 ...) => (VMINPS512 ...)
2025-06-12 03:54:34 +00:00
(MinFloat64x2 ...) => (VMINPD128 ...)
(MinFloat64x4 ...) => (VMINPD256 ...)
(MinFloat64x8 ...) => (VMINPD512 ...)
2025-06-25 15:58:17 -04:00
(MinInt8x16 ...) => (VPMINSB128 ...)
(MinInt8x32 ...) => (VPMINSB256 ...)
(MinInt8x64 ...) => (VPMINSB512 ...)
(MinInt16x8 ...) => (VPMINSW128 ...)
2025-06-12 03:54:34 +00:00
(MinInt16x16 ...) => (VPMINSW256 ...)
(MinInt16x32 ...) => (VPMINSW512 ...)
(MinInt32x4 ...) => (VPMINSD128 ...)
(MinInt32x8 ...) => (VPMINSD256 ...)
2025-06-25 15:58:17 -04:00
(MinInt32x16 ...) => (VPMINSD512 ...)
2025-06-12 03:54:34 +00:00
(MinInt64x2 ...) => (VPMINSQ128 ...)
(MinInt64x4 ...) => (VPMINSQ256 ...)
(MinInt64x8 ...) => (VPMINSQ512 ...)
2025-06-25 15:58:17 -04:00
(MinUint8x16 ...) => (VPMINUB128 ...)
(MinUint8x32 ...) => (VPMINUB256 ...)
(MinUint8x64 ...) => (VPMINUB512 ...)
(MinUint16x8 ...) => (VPMINUW128 ...)
2025-06-12 03:54:34 +00:00
(MinUint16x16 ...) => (VPMINUW256 ...)
(MinUint16x32 ...) => (VPMINUW512 ...)
(MinUint32x4 ...) => (VPMINUD128 ...)
(MinUint32x8 ...) => (VPMINUD256 ...)
2025-06-25 15:58:17 -04:00
(MinUint32x16 ...) => (VPMINUD512 ...)
2025-06-12 03:54:34 +00:00
(MinUint64x2 ...) => (VPMINUQ128 ...)
(MinUint64x4 ...) => (VPMINUQ256 ...)
(MinUint64x8 ...) => (VPMINUQ512 ...)
(MulFloat32x4 ...) => (VMULPS128 ...)
(MulFloat32x8 ...) => (VMULPS256 ...)
2025-06-25 15:58:17 -04:00
(MulFloat32x16 ...) => (VMULPS512 ...)
2025-06-12 03:54:34 +00:00
(MulFloat64x2 ...) => (VMULPD128 ...)
(MulFloat64x4 ...) => (VMULPD256 ...)
(MulFloat64x8 ...) => (VMULPD512 ...)
2025-08-01 15:58:29 -04:00
(MulInt16x8 ...) => (VPMULLW128 ...)
(MulInt16x16 ...) => (VPMULLW256 ...)
(MulInt16x32 ...) => (VPMULLW512 ...)
(MulInt32x4 ...) => (VPMULLD128 ...)
(MulInt32x8 ...) => (VPMULLD256 ...)
(MulInt32x16 ...) => (VPMULLD512 ...)
(MulInt64x2 ...) => (VPMULLQ128 ...)
(MulInt64x4 ...) => (VPMULLQ256 ...)
(MulInt64x8 ...) => (VPMULLQ512 ...)
2025-08-07 17:05:50 +00:00
(MulUint16x8 ...) => (VPMULLW128 ...)
(MulUint16x16 ...) => (VPMULLW256 ...)
(MulUint16x32 ...) => (VPMULLW512 ...)
(MulUint32x4 ...) => (VPMULLD128 ...)
(MulUint32x8 ...) => (VPMULLD256 ...)
(MulUint32x16 ...) => (VPMULLD512 ...)
(MulUint64x2 ...) => (VPMULLQ128 ...)
(MulUint64x4 ...) => (VPMULLQ256 ...)
(MulUint64x8 ...) => (VPMULLQ512 ...)
(MulAddFloat32x4 ...) => (VFMADD213PS128 ...)
(MulAddFloat32x8 ...) => (VFMADD213PS256 ...)
(MulAddFloat32x16 ...) => (VFMADD213PS512 ...)
(MulAddFloat64x2 ...) => (VFMADD213PD128 ...)
(MulAddFloat64x4 ...) => (VFMADD213PD256 ...)
(MulAddFloat64x8 ...) => (VFMADD213PD512 ...)
(MulAddSubFloat32x4 ...) => (VFMADDSUB213PS128 ...)
(MulAddSubFloat32x8 ...) => (VFMADDSUB213PS256 ...)
(MulAddSubFloat32x16 ...) => (VFMADDSUB213PS512 ...)
(MulAddSubFloat64x2 ...) => (VFMADDSUB213PD128 ...)
(MulAddSubFloat64x4 ...) => (VFMADDSUB213PD256 ...)
(MulAddSubFloat64x8 ...) => (VFMADDSUB213PD512 ...)
2025-06-12 03:54:34 +00:00
(MulEvenWidenInt32x4 ...) => (VPMULDQ128 ...)
(MulEvenWidenInt32x8 ...) => (VPMULDQ256 ...)
(MulEvenWidenUint32x4 ...) => (VPMULUDQ128 ...)
(MulEvenWidenUint32x8 ...) => (VPMULUDQ256 ...)
2025-08-11 15:58:31 -04:00
(MulHighInt16x8 ...) => (VPMULHW128 ...)
(MulHighInt16x16 ...) => (VPMULHW256 ...)
2025-06-12 03:54:34 +00:00
(MulHighInt16x32 ...) => (VPMULHW512 ...)
2025-08-11 15:58:31 -04:00
(MulHighUint16x8 ...) => (VPMULHUW128 ...)
(MulHighUint16x16 ...) => (VPMULHUW256 ...)
(MulHighUint16x32 ...) => (VPMULHUW512 ...)
2025-08-07 17:05:50 +00:00
(MulSubAddFloat32x4 ...) => (VFMSUBADD213PS128 ...)
(MulSubAddFloat32x8 ...) => (VFMSUBADD213PS256 ...)
(MulSubAddFloat32x16 ...) => (VFMSUBADD213PS512 ...)
(MulSubAddFloat64x2 ...) => (VFMSUBADD213PD128 ...)
(MulSubAddFloat64x4 ...) => (VFMSUBADD213PD256 ...)
(MulSubAddFloat64x8 ...) => (VFMSUBADD213PD512 ...)
2025-06-12 03:54:34 +00:00
(NotEqualFloat32x4 x y) => (VCMPPS128 [4] x y)
(NotEqualFloat32x8 x y) => (VCMPPS256 [4] x y)
2025-06-25 15:58:17 -04:00
(NotEqualFloat32x16 x y) => (VPMOVMToVec32x16 (VCMPPS512 [4] x y))
2025-06-12 03:54:34 +00:00
(NotEqualFloat64x2 x y) => (VCMPPD128 [4] x y)
(NotEqualFloat64x4 x y) => (VCMPPD256 [4] x y)
(NotEqualFloat64x8 x y) => (VPMOVMToVec64x8 (VCMPPD512 [4] x y))
2025-06-25 15:58:17 -04:00
(NotEqualInt8x64 x y) => (VPMOVMToVec8x64 (VPCMPB512 [4] x y))
2025-06-12 03:54:34 +00:00
(NotEqualInt16x32 x y) => (VPMOVMToVec16x32 (VPCMPW512 [4] x y))
2025-06-25 15:58:17 -04:00
(NotEqualInt32x16 x y) => (VPMOVMToVec32x16 (VPCMPD512 [4] x y))
2025-06-12 03:54:34 +00:00
(NotEqualInt64x8 x y) => (VPMOVMToVec64x8 (VPCMPQ512 [4] x y))
2025-06-25 15:58:17 -04:00
(NotEqualUint8x64 x y) => (VPMOVMToVec8x64 (VPCMPUB512 [4] x y))
2025-06-12 03:54:34 +00:00
(NotEqualUint16x32 x y) => (VPMOVMToVec16x32 (VPCMPUW512 [4] x y))
2025-06-25 15:58:17 -04:00
(NotEqualUint32x16 x y) => (VPMOVMToVec32x16 (VPCMPUD512 [4] x y))
2025-06-12 03:54:34 +00:00
(NotEqualUint64x8 x y) => (VPMOVMToVec64x8 (VPCMPUQ512 [4] x y))
2025-08-07 17:05:50 +00:00
(OnesCountInt8x16 ...) => (VPOPCNTB128 ...)
(OnesCountInt8x32 ...) => (VPOPCNTB256 ...)
(OnesCountInt8x64 ...) => (VPOPCNTB512 ...)
(OnesCountInt16x8 ...) => (VPOPCNTW128 ...)
(OnesCountInt16x16 ...) => (VPOPCNTW256 ...)
(OnesCountInt16x32 ...) => (VPOPCNTW512 ...)
(OnesCountInt32x4 ...) => (VPOPCNTD128 ...)
(OnesCountInt32x8 ...) => (VPOPCNTD256 ...)
(OnesCountInt32x16 ...) => (VPOPCNTD512 ...)
(OnesCountInt64x2 ...) => (VPOPCNTQ128 ...)
(OnesCountInt64x4 ...) => (VPOPCNTQ256 ...)
(OnesCountInt64x8 ...) => (VPOPCNTQ512 ...)
(OnesCountUint8x16 ...) => (VPOPCNTB128 ...)
(OnesCountUint8x32 ...) => (VPOPCNTB256 ...)
(OnesCountUint8x64 ...) => (VPOPCNTB512 ...)
(OnesCountUint16x8 ...) => (VPOPCNTW128 ...)
(OnesCountUint16x16 ...) => (VPOPCNTW256 ...)
(OnesCountUint16x32 ...) => (VPOPCNTW512 ...)
(OnesCountUint32x4 ...) => (VPOPCNTD128 ...)
(OnesCountUint32x8 ...) => (VPOPCNTD256 ...)
(OnesCountUint32x16 ...) => (VPOPCNTD512 ...)
(OnesCountUint64x2 ...) => (VPOPCNTQ128 ...)
(OnesCountUint64x4 ...) => (VPOPCNTQ256 ...)
(OnesCountUint64x8 ...) => (VPOPCNTQ512 ...)
2025-06-25 15:58:17 -04:00
(OrInt8x16 ...) => (VPOR128 ...)
(OrInt8x32 ...) => (VPOR256 ...)
2025-08-01 19:13:13 +00:00
(OrInt8x64 ...) => (VPORD512 ...)
2025-06-12 03:54:34 +00:00
(OrInt16x8 ...) => (VPOR128 ...)
2025-06-25 15:58:17 -04:00
(OrInt16x16 ...) => (VPOR256 ...)
2025-08-01 19:13:13 +00:00
(OrInt16x32 ...) => (VPORD512 ...)
2025-06-12 03:54:34 +00:00
(OrInt32x4 ...) => (VPOR128 ...)
(OrInt32x8 ...) => (VPOR256 ...)
2025-06-25 15:58:17 -04:00
(OrInt32x16 ...) => (VPORD512 ...)
2025-06-12 03:54:34 +00:00
(OrInt64x2 ...) => (VPOR128 ...)
(OrInt64x4 ...) => (VPOR256 ...)
(OrInt64x8 ...) => (VPORQ512 ...)
2025-06-25 15:58:17 -04:00
(OrUint8x16 ...) => (VPOR128 ...)
(OrUint8x32 ...) => (VPOR256 ...)
2025-08-01 19:13:13 +00:00
(OrUint8x64 ...) => (VPORD512 ...)
2025-06-12 03:54:34 +00:00
(OrUint16x8 ...) => (VPOR128 ...)
2025-06-25 15:58:17 -04:00
(OrUint16x16 ...) => (VPOR256 ...)
2025-08-01 19:13:13 +00:00
(OrUint16x32 ...) => (VPORD512 ...)
2025-06-12 03:54:34 +00:00
(OrUint32x4 ...) => (VPOR128 ...)
(OrUint32x8 ...) => (VPOR256 ...)
2025-06-25 15:58:17 -04:00
(OrUint32x16 ...) => (VPORD512 ...)
2025-06-12 03:54:34 +00:00
(OrUint64x2 ...) => (VPOR128 ...)
(OrUint64x4 ...) => (VPOR256 ...)
(OrUint64x8 ...) => (VPORQ512 ...)
2025-07-14 19:39:44 +00:00
(PermuteFloat32x8 ...) => (VPERMPS256 ...)
(PermuteFloat32x16 ...) => (VPERMPS512 ...)
(PermuteFloat64x4 ...) => (VPERMPD256 ...)
(PermuteFloat64x8 ...) => (VPERMPD512 ...)
(PermuteInt8x16 ...) => (VPERMB128 ...)
(PermuteInt8x32 ...) => (VPERMB256 ...)
(PermuteInt8x64 ...) => (VPERMB512 ...)
(PermuteInt16x8 ...) => (VPERMW128 ...)
(PermuteInt16x16 ...) => (VPERMW256 ...)
(PermuteInt16x32 ...) => (VPERMW512 ...)
(PermuteInt32x8 ...) => (VPERMD256 ...)
(PermuteInt32x16 ...) => (VPERMD512 ...)
(PermuteInt64x4 ...) => (VPERMQ256 ...)
(PermuteInt64x8 ...) => (VPERMQ512 ...)
(PermuteUint8x16 ...) => (VPERMB128 ...)
(PermuteUint8x32 ...) => (VPERMB256 ...)
(PermuteUint8x64 ...) => (VPERMB512 ...)
(PermuteUint16x8 ...) => (VPERMW128 ...)
(PermuteUint16x16 ...) => (VPERMW256 ...)
(PermuteUint16x32 ...) => (VPERMW512 ...)
(PermuteUint32x8 ...) => (VPERMD256 ...)
(PermuteUint32x16 ...) => (VPERMD512 ...)
(PermuteUint64x4 ...) => (VPERMQ256 ...)
(PermuteUint64x8 ...) => (VPERMQ512 ...)
(Permute2Float32x4 ...) => (VPERMI2PS128 ...)
(Permute2Float32x8 ...) => (VPERMI2PS256 ...)
(Permute2Float32x16 ...) => (VPERMI2PS512 ...)
(Permute2Float64x2 ...) => (VPERMI2PD128 ...)
(Permute2Float64x4 ...) => (VPERMI2PD256 ...)
(Permute2Float64x8 ...) => (VPERMI2PD512 ...)
(Permute2Int8x16 ...) => (VPERMI2B128 ...)
(Permute2Int8x32 ...) => (VPERMI2B256 ...)
(Permute2Int8x64 ...) => (VPERMI2B512 ...)
(Permute2Int16x8 ...) => (VPERMI2W128 ...)
(Permute2Int16x16 ...) => (VPERMI2W256 ...)
(Permute2Int16x32 ...) => (VPERMI2W512 ...)
(Permute2Int32x4 ...) => (VPERMI2D128 ...)
(Permute2Int32x8 ...) => (VPERMI2D256 ...)
(Permute2Int32x16 ...) => (VPERMI2D512 ...)
(Permute2Int64x2 ...) => (VPERMI2Q128 ...)
(Permute2Int64x4 ...) => (VPERMI2Q256 ...)
(Permute2Int64x8 ...) => (VPERMI2Q512 ...)
(Permute2Uint8x16 ...) => (VPERMI2B128 ...)
(Permute2Uint8x32 ...) => (VPERMI2B256 ...)
(Permute2Uint8x64 ...) => (VPERMI2B512 ...)
(Permute2Uint16x8 ...) => (VPERMI2W128 ...)
(Permute2Uint16x16 ...) => (VPERMI2W256 ...)
(Permute2Uint16x32 ...) => (VPERMI2W512 ...)
(Permute2Uint32x4 ...) => (VPERMI2D128 ...)
(Permute2Uint32x8 ...) => (VPERMI2D256 ...)
(Permute2Uint32x16 ...) => (VPERMI2D512 ...)
(Permute2Uint64x2 ...) => (VPERMI2Q128 ...)
(Permute2Uint64x4 ...) => (VPERMI2Q256 ...)
(Permute2Uint64x8 ...) => (VPERMI2Q512 ...)
2025-08-07 17:05:50 +00:00
(ReciprocalFloat32x4 ...) => (VRCPPS128 ...)
(ReciprocalFloat32x8 ...) => (VRCPPS256 ...)
(ReciprocalFloat32x16 ...) => (VRCP14PS512 ...)
(ReciprocalFloat64x2 ...) => (VRCP14PD128 ...)
(ReciprocalFloat64x4 ...) => (VRCP14PD256 ...)
(ReciprocalFloat64x8 ...) => (VRCP14PD512 ...)
(ReciprocalSqrtFloat32x4 ...) => (VRSQRTPS128 ...)
(ReciprocalSqrtFloat32x8 ...) => (VRSQRTPS256 ...)
(ReciprocalSqrtFloat32x16 ...) => (VRSQRT14PS512 ...)
(ReciprocalSqrtFloat64x2 ...) => (VRSQRT14PD128 ...)
(ReciprocalSqrtFloat64x4 ...) => (VRSQRT14PD256 ...)
(ReciprocalSqrtFloat64x8 ...) => (VRSQRT14PD512 ...)
2025-07-08 12:52:30 -04:00
(RotateAllLeftInt32x4 ...) => (VPROLD128 ...)
(RotateAllLeftInt32x8 ...) => (VPROLD256 ...)
(RotateAllLeftInt32x16 ...) => (VPROLD512 ...)
(RotateAllLeftInt64x2 ...) => (VPROLQ128 ...)
(RotateAllLeftInt64x4 ...) => (VPROLQ256 ...)
(RotateAllLeftInt64x8 ...) => (VPROLQ512 ...)
(RotateAllLeftUint32x4 ...) => (VPROLD128 ...)
(RotateAllLeftUint32x8 ...) => (VPROLD256 ...)
(RotateAllLeftUint32x16 ...) => (VPROLD512 ...)
(RotateAllLeftUint64x2 ...) => (VPROLQ128 ...)
(RotateAllLeftUint64x4 ...) => (VPROLQ256 ...)
(RotateAllLeftUint64x8 ...) => (VPROLQ512 ...)
(RotateAllRightInt32x4 ...) => (VPRORD128 ...)
(RotateAllRightInt32x8 ...) => (VPRORD256 ...)
(RotateAllRightInt32x16 ...) => (VPRORD512 ...)
(RotateAllRightInt64x2 ...) => (VPRORQ128 ...)
(RotateAllRightInt64x4 ...) => (VPRORQ256 ...)
(RotateAllRightInt64x8 ...) => (VPRORQ512 ...)
(RotateAllRightUint32x4 ...) => (VPRORD128 ...)
(RotateAllRightUint32x8 ...) => (VPRORD256 ...)
(RotateAllRightUint32x16 ...) => (VPRORD512 ...)
(RotateAllRightUint64x2 ...) => (VPRORQ128 ...)
(RotateAllRightUint64x4 ...) => (VPRORQ256 ...)
(RotateAllRightUint64x8 ...) => (VPRORQ512 ...)
2025-06-24 15:21:29 +00:00
(RotateLeftInt32x4 ...) => (VPROLVD128 ...)
(RotateLeftInt32x8 ...) => (VPROLVD256 ...)
(RotateLeftInt32x16 ...) => (VPROLVD512 ...)
(RotateLeftInt64x2 ...) => (VPROLVQ128 ...)
(RotateLeftInt64x4 ...) => (VPROLVQ256 ...)
(RotateLeftInt64x8 ...) => (VPROLVQ512 ...)
(RotateLeftUint32x4 ...) => (VPROLVD128 ...)
(RotateLeftUint32x8 ...) => (VPROLVD256 ...)
(RotateLeftUint32x16 ...) => (VPROLVD512 ...)
(RotateLeftUint64x2 ...) => (VPROLVQ128 ...)
(RotateLeftUint64x4 ...) => (VPROLVQ256 ...)
(RotateLeftUint64x8 ...) => (VPROLVQ512 ...)
(RotateRightInt32x4 ...) => (VPRORVD128 ...)
(RotateRightInt32x8 ...) => (VPRORVD256 ...)
(RotateRightInt32x16 ...) => (VPRORVD512 ...)
(RotateRightInt64x2 ...) => (VPRORVQ128 ...)
(RotateRightInt64x4 ...) => (VPRORVQ256 ...)
(RotateRightInt64x8 ...) => (VPRORVQ512 ...)
(RotateRightUint32x4 ...) => (VPRORVD128 ...)
(RotateRightUint32x8 ...) => (VPRORVD256 ...)
(RotateRightUint32x16 ...) => (VPRORVD512 ...)
(RotateRightUint64x2 ...) => (VPRORVQ128 ...)
(RotateRightUint64x4 ...) => (VPRORVQ256 ...)
(RotateRightUint64x8 ...) => (VPRORVQ512 ...)
2025-08-07 17:05:50 +00:00
(RoundToEvenFloat32x4 x) => (VROUNDPS128 [0] x)
(RoundToEvenFloat32x8 x) => (VROUNDPS256 [0] x)
(RoundToEvenFloat64x2 x) => (VROUNDPD128 [0] x)
(RoundToEvenFloat64x4 x) => (VROUNDPD256 [0] x)
(RoundToEvenScaledFloat32x4 [a] x) => (VRNDSCALEPS128 [a+0] x)
(RoundToEvenScaledFloat32x8 [a] x) => (VRNDSCALEPS256 [a+0] x)
(RoundToEvenScaledFloat32x16 [a] x) => (VRNDSCALEPS512 [a+0] x)
(RoundToEvenScaledFloat64x2 [a] x) => (VRNDSCALEPD128 [a+0] x)
(RoundToEvenScaledFloat64x4 [a] x) => (VRNDSCALEPD256 [a+0] x)
(RoundToEvenScaledFloat64x8 [a] x) => (VRNDSCALEPD512 [a+0] x)
(RoundToEvenScaledResidueFloat32x4 [a] x) => (VREDUCEPS128 [a+0] x)
(RoundToEvenScaledResidueFloat32x8 [a] x) => (VREDUCEPS256 [a+0] x)
(RoundToEvenScaledResidueFloat32x16 [a] x) => (VREDUCEPS512 [a+0] x)
(RoundToEvenScaledResidueFloat64x2 [a] x) => (VREDUCEPD128 [a+0] x)
(RoundToEvenScaledResidueFloat64x4 [a] x) => (VREDUCEPD256 [a+0] x)
(RoundToEvenScaledResidueFloat64x8 [a] x) => (VREDUCEPD512 [a+0] x)
2025-08-01 15:58:29 -04:00
(ScaleFloat32x4 ...) => (VSCALEFPS128 ...)
(ScaleFloat32x8 ...) => (VSCALEFPS256 ...)
(ScaleFloat32x16 ...) => (VSCALEFPS512 ...)
(ScaleFloat64x2 ...) => (VSCALEFPD128 ...)
(ScaleFloat64x4 ...) => (VSCALEFPD256 ...)
(ScaleFloat64x8 ...) => (VSCALEFPD512 ...)
2025-08-05 17:34:05 -04:00
(SetElemFloat32x4 ...) => (VPINSRD128 ...)
(SetElemFloat64x2 ...) => (VPINSRQ128 ...)
2025-07-08 12:52:30 -04:00
(SetElemInt8x16 ...) => (VPINSRB128 ...)
(SetElemInt16x8 ...) => (VPINSRW128 ...)
(SetElemInt32x4 ...) => (VPINSRD128 ...)
(SetElemInt64x2 ...) => (VPINSRQ128 ...)
(SetElemUint8x16 ...) => (VPINSRB128 ...)
(SetElemUint16x8 ...) => (VPINSRW128 ...)
(SetElemUint32x4 ...) => (VPINSRD128 ...)
(SetElemUint64x2 ...) => (VPINSRQ128 ...)
2025-08-05 19:07:51 +00:00
(SetHiFloat32x8 x y) => (VINSERTF128256 [1] x y)
(SetHiFloat32x16 x y) => (VINSERTF64X4512 [1] x y)
(SetHiFloat64x4 x y) => (VINSERTF128256 [1] x y)
(SetHiFloat64x8 x y) => (VINSERTF64X4512 [1] x y)
(SetHiInt8x32 x y) => (VINSERTI128256 [1] x y)
(SetHiInt8x64 x y) => (VINSERTI64X4512 [1] x y)
(SetHiInt16x16 x y) => (VINSERTI128256 [1] x y)
(SetHiInt16x32 x y) => (VINSERTI64X4512 [1] x y)
(SetHiInt32x8 x y) => (VINSERTI128256 [1] x y)
(SetHiInt32x16 x y) => (VINSERTI64X4512 [1] x y)
(SetHiInt64x4 x y) => (VINSERTI128256 [1] x y)
(SetHiInt64x8 x y) => (VINSERTI64X4512 [1] x y)
(SetHiUint8x32 x y) => (VINSERTI128256 [1] x y)
(SetHiUint8x64 x y) => (VINSERTI64X4512 [1] x y)
(SetHiUint16x16 x y) => (VINSERTI128256 [1] x y)
(SetHiUint16x32 x y) => (VINSERTI64X4512 [1] x y)
(SetHiUint32x8 x y) => (VINSERTI128256 [1] x y)
(SetHiUint32x16 x y) => (VINSERTI64X4512 [1] x y)
(SetHiUint64x4 x y) => (VINSERTI128256 [1] x y)
(SetHiUint64x8 x y) => (VINSERTI64X4512 [1] x y)
(SetLoFloat32x8 x y) => (VINSERTF128256 [0] x y)
(SetLoFloat32x16 x y) => (VINSERTF64X4512 [0] x y)
(SetLoFloat64x4 x y) => (VINSERTF128256 [0] x y)
(SetLoFloat64x8 x y) => (VINSERTF64X4512 [0] x y)
(SetLoInt8x32 x y) => (VINSERTI128256 [0] x y)
(SetLoInt8x64 x y) => (VINSERTI64X4512 [0] x y)
(SetLoInt16x16 x y) => (VINSERTI128256 [0] x y)
(SetLoInt16x32 x y) => (VINSERTI64X4512 [0] x y)
(SetLoInt32x8 x y) => (VINSERTI128256 [0] x y)
(SetLoInt32x16 x y) => (VINSERTI64X4512 [0] x y)
(SetLoInt64x4 x y) => (VINSERTI128256 [0] x y)
(SetLoInt64x8 x y) => (VINSERTI64X4512 [0] x y)
(SetLoUint8x32 x y) => (VINSERTI128256 [0] x y)
(SetLoUint8x64 x y) => (VINSERTI64X4512 [0] x y)
(SetLoUint16x16 x y) => (VINSERTI128256 [0] x y)
(SetLoUint16x32 x y) => (VINSERTI64X4512 [0] x y)
(SetLoUint32x8 x y) => (VINSERTI128256 [0] x y)
(SetLoUint32x16 x y) => (VINSERTI64X4512 [0] x y)
(SetLoUint64x4 x y) => (VINSERTI128256 [0] x y)
(SetLoUint64x8 x y) => (VINSERTI64X4512 [0] x y)
2025-08-12 17:01:55 -04:00
(ShiftAllLeftInt16x8 ...) => (VPSLLW128 ...)
(VPSLLW128 x (MOVQconst [c])) => (VPSLLW128const [uint8(c)] x)
(ShiftAllLeftInt16x16 ...) => (VPSLLW256 ...)
(VPSLLW256 x (MOVQconst [c])) => (VPSLLW256const [uint8(c)] x)
(ShiftAllLeftInt16x32 ...) => (VPSLLW512 ...)
(VPSLLW512 x (MOVQconst [c])) => (VPSLLW512const [uint8(c)] x)
(ShiftAllLeftInt32x4 ...) => (VPSLLD128 ...)
(VPSLLD128 x (MOVQconst [c])) => (VPSLLD128const [uint8(c)] x)
(ShiftAllLeftInt32x8 ...) => (VPSLLD256 ...)
(VPSLLD256 x (MOVQconst [c])) => (VPSLLD256const [uint8(c)] x)
(ShiftAllLeftInt32x16 ...) => (VPSLLD512 ...)
(VPSLLD512 x (MOVQconst [c])) => (VPSLLD512const [uint8(c)] x)
(ShiftAllLeftInt64x2 ...) => (VPSLLQ128 ...)
(VPSLLQ128 x (MOVQconst [c])) => (VPSLLQ128const [uint8(c)] x)
(ShiftAllLeftInt64x4 ...) => (VPSLLQ256 ...)
(VPSLLQ256 x (MOVQconst [c])) => (VPSLLQ256const [uint8(c)] x)
(ShiftAllLeftInt64x8 ...) => (VPSLLQ512 ...)
(VPSLLQ512 x (MOVQconst [c])) => (VPSLLQ512const [uint8(c)] x)
(ShiftAllLeftUint16x8 ...) => (VPSLLW128 ...)
(ShiftAllLeftUint16x16 ...) => (VPSLLW256 ...)
(ShiftAllLeftUint16x32 ...) => (VPSLLW512 ...)
(ShiftAllLeftUint32x4 ...) => (VPSLLD128 ...)
(ShiftAllLeftUint32x8 ...) => (VPSLLD256 ...)
(ShiftAllLeftUint32x16 ...) => (VPSLLD512 ...)
(ShiftAllLeftUint64x2 ...) => (VPSLLQ128 ...)
(ShiftAllLeftUint64x4 ...) => (VPSLLQ256 ...)
(ShiftAllLeftUint64x8 ...) => (VPSLLQ512 ...)
2025-07-31 23:45:09 +00:00
(ShiftAllLeftConcatInt16x8 ...) => (VPSHLDW128 ...)
(ShiftAllLeftConcatInt16x16 ...) => (VPSHLDW256 ...)
(ShiftAllLeftConcatInt16x32 ...) => (VPSHLDW512 ...)
(ShiftAllLeftConcatInt32x4 ...) => (VPSHLDD128 ...)
(ShiftAllLeftConcatInt32x8 ...) => (VPSHLDD256 ...)
(ShiftAllLeftConcatInt32x16 ...) => (VPSHLDD512 ...)
(ShiftAllLeftConcatInt64x2 ...) => (VPSHLDQ128 ...)
(ShiftAllLeftConcatInt64x4 ...) => (VPSHLDQ256 ...)
(ShiftAllLeftConcatInt64x8 ...) => (VPSHLDQ512 ...)
(ShiftAllLeftConcatUint16x8 ...) => (VPSHLDW128 ...)
(ShiftAllLeftConcatUint16x16 ...) => (VPSHLDW256 ...)
(ShiftAllLeftConcatUint16x32 ...) => (VPSHLDW512 ...)
(ShiftAllLeftConcatUint32x4 ...) => (VPSHLDD128 ...)
(ShiftAllLeftConcatUint32x8 ...) => (VPSHLDD256 ...)
(ShiftAllLeftConcatUint32x16 ...) => (VPSHLDD512 ...)
(ShiftAllLeftConcatUint64x2 ...) => (VPSHLDQ128 ...)
(ShiftAllLeftConcatUint64x4 ...) => (VPSHLDQ256 ...)
(ShiftAllLeftConcatUint64x8 ...) => (VPSHLDQ512 ...)
2025-08-12 17:01:55 -04:00
(ShiftAllRightInt16x8 ...) => (VPSRAW128 ...)
(VPSRAW128 x (MOVQconst [c])) => (VPSRAW128const [uint8(c)] x)
(ShiftAllRightInt16x16 ...) => (VPSRAW256 ...)
(VPSRAW256 x (MOVQconst [c])) => (VPSRAW256const [uint8(c)] x)
(ShiftAllRightInt16x32 ...) => (VPSRAW512 ...)
(VPSRAW512 x (MOVQconst [c])) => (VPSRAW512const [uint8(c)] x)
(ShiftAllRightInt32x4 ...) => (VPSRAD128 ...)
(VPSRAD128 x (MOVQconst [c])) => (VPSRAD128const [uint8(c)] x)
(ShiftAllRightInt32x8 ...) => (VPSRAD256 ...)
(VPSRAD256 x (MOVQconst [c])) => (VPSRAD256const [uint8(c)] x)
(ShiftAllRightInt32x16 ...) => (VPSRAD512 ...)
(VPSRAD512 x (MOVQconst [c])) => (VPSRAD512const [uint8(c)] x)
(ShiftAllRightInt64x2 ...) => (VPSRAQ128 ...)
(VPSRAQ128 x (MOVQconst [c])) => (VPSRAQ128const [uint8(c)] x)
(ShiftAllRightInt64x4 ...) => (VPSRAQ256 ...)
(VPSRAQ256 x (MOVQconst [c])) => (VPSRAQ256const [uint8(c)] x)
(ShiftAllRightInt64x8 ...) => (VPSRAQ512 ...)
(VPSRAQ512 x (MOVQconst [c])) => (VPSRAQ512const [uint8(c)] x)
(ShiftAllRightUint16x8 ...) => (VPSRLW128 ...)
(ShiftAllRightUint16x16 ...) => (VPSRLW256 ...)
(ShiftAllRightUint16x32 ...) => (VPSRLW512 ...)
(ShiftAllRightUint32x4 ...) => (VPSRLD128 ...)
(ShiftAllRightUint32x8 ...) => (VPSRLD256 ...)
(ShiftAllRightUint32x16 ...) => (VPSRLD512 ...)
(ShiftAllRightUint64x2 ...) => (VPSRLQ128 ...)
(ShiftAllRightUint64x4 ...) => (VPSRLQ256 ...)
(ShiftAllRightUint64x8 ...) => (VPSRLQ512 ...)
2025-07-31 23:45:09 +00:00
(ShiftAllRightConcatInt16x8 ...) => (VPSHRDW128 ...)
(ShiftAllRightConcatInt16x16 ...) => (VPSHRDW256 ...)
(ShiftAllRightConcatInt16x32 ...) => (VPSHRDW512 ...)
(ShiftAllRightConcatInt32x4 ...) => (VPSHRDD128 ...)
(ShiftAllRightConcatInt32x8 ...) => (VPSHRDD256 ...)
(ShiftAllRightConcatInt32x16 ...) => (VPSHRDD512 ...)
(ShiftAllRightConcatInt64x2 ...) => (VPSHRDQ128 ...)
(ShiftAllRightConcatInt64x4 ...) => (VPSHRDQ256 ...)
(ShiftAllRightConcatInt64x8 ...) => (VPSHRDQ512 ...)
(ShiftAllRightConcatUint16x8 ...) => (VPSHRDW128 ...)
(ShiftAllRightConcatUint16x16 ...) => (VPSHRDW256 ...)
(ShiftAllRightConcatUint16x32 ...) => (VPSHRDW512 ...)
(ShiftAllRightConcatUint32x4 ...) => (VPSHRDD128 ...)
(ShiftAllRightConcatUint32x8 ...) => (VPSHRDD256 ...)
(ShiftAllRightConcatUint32x16 ...) => (VPSHRDD512 ...)
(ShiftAllRightConcatUint64x2 ...) => (VPSHRDQ128 ...)
(ShiftAllRightConcatUint64x4 ...) => (VPSHRDQ256 ...)
(ShiftAllRightConcatUint64x8 ...) => (VPSHRDQ512 ...)
2025-06-24 15:21:29 +00:00
(ShiftLeftInt16x8 ...) => (VPSLLVW128 ...)
(ShiftLeftInt16x16 ...) => (VPSLLVW256 ...)
(ShiftLeftInt16x32 ...) => (VPSLLVW512 ...)
(ShiftLeftInt32x4 ...) => (VPSLLVD128 ...)
(ShiftLeftInt32x8 ...) => (VPSLLVD256 ...)
(ShiftLeftInt32x16 ...) => (VPSLLVD512 ...)
(ShiftLeftInt64x2 ...) => (VPSLLVQ128 ...)
(ShiftLeftInt64x4 ...) => (VPSLLVQ256 ...)
(ShiftLeftInt64x8 ...) => (VPSLLVQ512 ...)
(ShiftLeftUint16x8 ...) => (VPSLLVW128 ...)
(ShiftLeftUint16x16 ...) => (VPSLLVW256 ...)
(ShiftLeftUint16x32 ...) => (VPSLLVW512 ...)
(ShiftLeftUint32x4 ...) => (VPSLLVD128 ...)
(ShiftLeftUint32x8 ...) => (VPSLLVD256 ...)
(ShiftLeftUint32x16 ...) => (VPSLLVD512 ...)
(ShiftLeftUint64x2 ...) => (VPSLLVQ128 ...)
(ShiftLeftUint64x4 ...) => (VPSLLVQ256 ...)
(ShiftLeftUint64x8 ...) => (VPSLLVQ512 ...)
2025-07-31 23:45:09 +00:00
(ShiftLeftConcatInt16x8 ...) => (VPSHLDVW128 ...)
(ShiftLeftConcatInt16x16 ...) => (VPSHLDVW256 ...)
(ShiftLeftConcatInt16x32 ...) => (VPSHLDVW512 ...)
(ShiftLeftConcatInt32x4 ...) => (VPSHLDVD128 ...)
(ShiftLeftConcatInt32x8 ...) => (VPSHLDVD256 ...)
(ShiftLeftConcatInt32x16 ...) => (VPSHLDVD512 ...)
(ShiftLeftConcatInt64x2 ...) => (VPSHLDVQ128 ...)
(ShiftLeftConcatInt64x4 ...) => (VPSHLDVQ256 ...)
(ShiftLeftConcatInt64x8 ...) => (VPSHLDVQ512 ...)
(ShiftLeftConcatUint16x8 ...) => (VPSHLDVW128 ...)
(ShiftLeftConcatUint16x16 ...) => (VPSHLDVW256 ...)
(ShiftLeftConcatUint16x32 ...) => (VPSHLDVW512 ...)
(ShiftLeftConcatUint32x4 ...) => (VPSHLDVD128 ...)
(ShiftLeftConcatUint32x8 ...) => (VPSHLDVD256 ...)
(ShiftLeftConcatUint32x16 ...) => (VPSHLDVD512 ...)
(ShiftLeftConcatUint64x2 ...) => (VPSHLDVQ128 ...)
(ShiftLeftConcatUint64x4 ...) => (VPSHLDVQ256 ...)
(ShiftLeftConcatUint64x8 ...) => (VPSHLDVQ512 ...)
2025-07-11 17:56:22 +00:00
(ShiftRightInt16x8 ...) => (VPSRAVW128 ...)
(ShiftRightInt16x16 ...) => (VPSRAVW256 ...)
(ShiftRightInt16x32 ...) => (VPSRAVW512 ...)
(ShiftRightInt32x4 ...) => (VPSRAVD128 ...)
(ShiftRightInt32x8 ...) => (VPSRAVD256 ...)
(ShiftRightInt32x16 ...) => (VPSRAVD512 ...)
(ShiftRightInt64x2 ...) => (VPSRAVQ128 ...)
(ShiftRightInt64x4 ...) => (VPSRAVQ256 ...)
(ShiftRightInt64x8 ...) => (VPSRAVQ512 ...)
2025-06-24 15:21:29 +00:00
(ShiftRightUint16x8 ...) => (VPSRLVW128 ...)
(ShiftRightUint16x16 ...) => (VPSRLVW256 ...)
(ShiftRightUint16x32 ...) => (VPSRLVW512 ...)
(ShiftRightUint32x4 ...) => (VPSRLVD128 ...)
(ShiftRightUint32x8 ...) => (VPSRLVD256 ...)
(ShiftRightUint32x16 ...) => (VPSRLVD512 ...)
(ShiftRightUint64x2 ...) => (VPSRLVQ128 ...)
(ShiftRightUint64x4 ...) => (VPSRLVQ256 ...)
(ShiftRightUint64x8 ...) => (VPSRLVQ512 ...)
2025-07-31 23:45:09 +00:00
(ShiftRightConcatInt16x8 ...) => (VPSHRDVW128 ...)
(ShiftRightConcatInt16x16 ...) => (VPSHRDVW256 ...)
(ShiftRightConcatInt16x32 ...) => (VPSHRDVW512 ...)
(ShiftRightConcatInt32x4 ...) => (VPSHRDVD128 ...)
(ShiftRightConcatInt32x8 ...) => (VPSHRDVD256 ...)
(ShiftRightConcatInt32x16 ...) => (VPSHRDVD512 ...)
(ShiftRightConcatInt64x2 ...) => (VPSHRDVQ128 ...)
(ShiftRightConcatInt64x4 ...) => (VPSHRDVQ256 ...)
(ShiftRightConcatInt64x8 ...) => (VPSHRDVQ512 ...)
(ShiftRightConcatUint16x8 ...) => (VPSHRDVW128 ...)
(ShiftRightConcatUint16x16 ...) => (VPSHRDVW256 ...)
(ShiftRightConcatUint16x32 ...) => (VPSHRDVW512 ...)
(ShiftRightConcatUint32x4 ...) => (VPSHRDVD128 ...)
(ShiftRightConcatUint32x8 ...) => (VPSHRDVD256 ...)
(ShiftRightConcatUint32x16 ...) => (VPSHRDVD512 ...)
(ShiftRightConcatUint64x2 ...) => (VPSHRDVQ128 ...)
(ShiftRightConcatUint64x4 ...) => (VPSHRDVQ256 ...)
(ShiftRightConcatUint64x8 ...) => (VPSHRDVQ512 ...)
2025-06-12 03:54:34 +00:00
(SqrtFloat32x4 ...) => (VSQRTPS128 ...)
(SqrtFloat32x8 ...) => (VSQRTPS256 ...)
2025-06-25 15:58:17 -04:00
(SqrtFloat32x16 ...) => (VSQRTPS512 ...)
2025-06-12 03:54:34 +00:00
(SqrtFloat64x2 ...) => (VSQRTPD128 ...)
(SqrtFloat64x4 ...) => (VSQRTPD256 ...)
(SqrtFloat64x8 ...) => (VSQRTPD512 ...)
2025-06-16 20:11:27 +00:00
(SubFloat32x4 ...) => (VSUBPS128 ...)
(SubFloat32x8 ...) => (VSUBPS256 ...)
2025-06-25 15:58:17 -04:00
(SubFloat32x16 ...) => (VSUBPS512 ...)
2025-06-16 20:11:27 +00:00
(SubFloat64x2 ...) => (VSUBPD128 ...)
(SubFloat64x4 ...) => (VSUBPD256 ...)
(SubFloat64x8 ...) => (VSUBPD512 ...)
2025-06-25 15:58:17 -04:00
(SubInt8x16 ...) => (VPSUBB128 ...)
(SubInt8x32 ...) => (VPSUBB256 ...)
(SubInt8x64 ...) => (VPSUBB512 ...)
(SubInt16x8 ...) => (VPSUBW128 ...)
2025-06-12 03:54:34 +00:00
(SubInt16x16 ...) => (VPSUBW256 ...)
(SubInt16x32 ...) => (VPSUBW512 ...)
(SubInt32x4 ...) => (VPSUBD128 ...)
(SubInt32x8 ...) => (VPSUBD256 ...)
2025-06-25 15:58:17 -04:00
(SubInt32x16 ...) => (VPSUBD512 ...)
2025-06-12 03:54:34 +00:00
(SubInt64x2 ...) => (VPSUBQ128 ...)
(SubInt64x4 ...) => (VPSUBQ256 ...)
(SubInt64x8 ...) => (VPSUBQ512 ...)
2025-06-25 15:58:17 -04:00
(SubUint8x16 ...) => (VPSUBB128 ...)
(SubUint8x32 ...) => (VPSUBB256 ...)
(SubUint8x64 ...) => (VPSUBB512 ...)
(SubUint16x8 ...) => (VPSUBW128 ...)
2025-06-12 03:54:34 +00:00
(SubUint16x16 ...) => (VPSUBW256 ...)
(SubUint16x32 ...) => (VPSUBW512 ...)
(SubUint32x4 ...) => (VPSUBD128 ...)
(SubUint32x8 ...) => (VPSUBD256 ...)
2025-06-25 15:58:17 -04:00
(SubUint32x16 ...) => (VPSUBD512 ...)
2025-06-12 03:54:34 +00:00
(SubUint64x2 ...) => (VPSUBQ128 ...)
(SubUint64x4 ...) => (VPSUBQ256 ...)
(SubUint64x8 ...) => (VPSUBQ512 ...)
2025-08-01 15:58:29 -04:00
(SubPairsFloat32x4 ...) => (VHSUBPS128 ...)
(SubPairsFloat32x8 ...) => (VHSUBPS256 ...)
(SubPairsFloat64x2 ...) => (VHSUBPD128 ...)
(SubPairsFloat64x4 ...) => (VHSUBPD256 ...)
(SubPairsInt16x8 ...) => (VPHSUBW128 ...)
(SubPairsInt16x16 ...) => (VPHSUBW256 ...)
(SubPairsInt32x4 ...) => (VPHSUBD128 ...)
(SubPairsInt32x8 ...) => (VPHSUBD256 ...)
(SubPairsUint16x8 ...) => (VPHSUBW128 ...)
(SubPairsUint16x16 ...) => (VPHSUBW256 ...)
(SubPairsUint32x4 ...) => (VPHSUBD128 ...)
(SubPairsUint32x8 ...) => (VPHSUBD256 ...)
(SubPairsSaturatedInt16x8 ...) => (VPHSUBSW128 ...)
(SubPairsSaturatedInt16x16 ...) => (VPHSUBSW256 ...)
(SubSaturatedInt8x16 ...) => (VPSUBSB128 ...)
(SubSaturatedInt8x32 ...) => (VPSUBSB256 ...)
(SubSaturatedInt8x64 ...) => (VPSUBSB512 ...)
(SubSaturatedInt16x8 ...) => (VPSUBSW128 ...)
(SubSaturatedInt16x16 ...) => (VPSUBSW256 ...)
(SubSaturatedInt16x32 ...) => (VPSUBSW512 ...)
2025-08-07 17:05:50 +00:00
(SubSaturatedUint8x16 ...) => (VPSUBUSB128 ...)
(SubSaturatedUint8x32 ...) => (VPSUBUSB256 ...)
(SubSaturatedUint8x64 ...) => (VPSUBUSB512 ...)
(SubSaturatedUint16x8 ...) => (VPSUBUSW128 ...)
(SubSaturatedUint16x16 ...) => (VPSUBUSW256 ...)
(SubSaturatedUint16x32 ...) => (VPSUBUSW512 ...)
2025-06-12 16:21:35 +00:00
(TruncFloat32x4 x) => (VROUNDPS128 [3] x)
(TruncFloat32x8 x) => (VROUNDPS256 [3] x)
(TruncFloat64x2 x) => (VROUNDPD128 [3] x)
(TruncFloat64x4 x) => (VROUNDPD256 [3] x)
2025-08-01 15:58:29 -04:00
(TruncScaledFloat32x4 [a] x) => (VRNDSCALEPS128 [a+3] x)
(TruncScaledFloat32x8 [a] x) => (VRNDSCALEPS256 [a+3] x)
(TruncScaledFloat32x16 [a] x) => (VRNDSCALEPS512 [a+3] x)
(TruncScaledFloat64x2 [a] x) => (VRNDSCALEPD128 [a+3] x)
(TruncScaledFloat64x4 [a] x) => (VRNDSCALEPD256 [a+3] x)
(TruncScaledFloat64x8 [a] x) => (VRNDSCALEPD512 [a+3] x)
(TruncScaledResidueFloat32x4 [a] x) => (VREDUCEPS128 [a+3] x)
(TruncScaledResidueFloat32x8 [a] x) => (VREDUCEPS256 [a+3] x)
(TruncScaledResidueFloat32x16 [a] x) => (VREDUCEPS512 [a+3] x)
(TruncScaledResidueFloat64x2 [a] x) => (VREDUCEPD128 [a+3] x)
(TruncScaledResidueFloat64x4 [a] x) => (VREDUCEPD256 [a+3] x)
(TruncScaledResidueFloat64x8 [a] x) => (VREDUCEPD512 [a+3] x)
2025-06-25 15:58:17 -04:00
(XorInt8x16 ...) => (VPXOR128 ...)
(XorInt8x32 ...) => (VPXOR256 ...)
2025-08-01 19:13:13 +00:00
(XorInt8x64 ...) => (VPXORD512 ...)
2025-06-12 03:54:34 +00:00
(XorInt16x8 ...) => (VPXOR128 ...)
2025-06-25 15:58:17 -04:00
(XorInt16x16 ...) => (VPXOR256 ...)
2025-08-01 19:13:13 +00:00
(XorInt16x32 ...) => (VPXORD512 ...)
2025-06-12 03:54:34 +00:00
(XorInt32x4 ...) => (VPXOR128 ...)
(XorInt32x8 ...) => (VPXOR256 ...)
2025-06-25 15:58:17 -04:00
(XorInt32x16 ...) => (VPXORD512 ...)
2025-06-12 03:54:34 +00:00
(XorInt64x2 ...) => (VPXOR128 ...)
(XorInt64x4 ...) => (VPXOR256 ...)
(XorInt64x8 ...) => (VPXORQ512 ...)
2025-06-25 15:58:17 -04:00
(XorUint8x16 ...) => (VPXOR128 ...)
(XorUint8x32 ...) => (VPXOR256 ...)
2025-08-01 19:13:13 +00:00
(XorUint8x64 ...) => (VPXORD512 ...)
2025-06-12 03:54:34 +00:00
(XorUint16x8 ...) => (VPXOR128 ...)
2025-06-25 15:58:17 -04:00
(XorUint16x16 ...) => (VPXOR256 ...)
2025-08-01 19:13:13 +00:00
(XorUint16x32 ...) => (VPXORD512 ...)
2025-06-12 03:54:34 +00:00
(XorUint32x4 ...) => (VPXOR128 ...)
(XorUint32x8 ...) => (VPXOR256 ...)
2025-06-25 15:58:17 -04:00
(XorUint32x16 ...) => (VPXORD512 ...)
2025-06-12 03:54:34 +00:00
(XorUint64x2 ...) => (VPXOR128 ...)
(XorUint64x4 ...) => (VPXOR256 ...)
(XorUint64x8 ...) => (VPXORQ512 ...)
[dev.simd] simd, cmd/compile: generated files to add 'blend' and 'blendMasked'
Generated by arch/internal/simdgen CL 693175
These methods are not public because of simdgen-induced name/signature
issues, and because their addition was motivated by the need for
emulation tools.
The specific name signature problems are:
1) one set of instructions has the "Masked" suffix (because of how
that is incorporated into names) and the other set does not (though I
suppose the operation could be renamed).
2) because the AVX2 instruction is bytes-only, to get the signature
right, requires "OverwriteBase" but OverwriteBase also requires
OverwriteClass and "simdgen does not support [OverwriteClass] in
inputs".
3) the default operation order is false, true, but we want this in a
"x.Merged(y, mask)" that pairs with "x.Masked(mask)" where the true
case is x and the false case is y/zero, but the default ordering for
VPBLENDVB and VPBLENDMB is false->x and true->y.
4) VPBLENDVB only comes in byte width, which causes problems
for floats.
All this may get fixed in the future, for now it is just an
implementation detail.
Change-Id: I61b655c7011e2c33f8644f704f886133c89d2f15
Reviewed-on: https://go-review.googlesource.com/c/go/+/693155
LUCI-TryBot-Result: Go LUCI <golang-scoped@luci-project-accounts.iam.gserviceaccount.com>
Reviewed-by: Junyang Shao <shaojunyang@google.com>
2025-08-04 15:19:54 -04:00
(blendInt8x16 ...) => (VPBLENDVB128 ...)
(blendInt8x32 ...) => (VPBLENDVB256 ...)
(blendMaskedInt8x64 x y mask) => (VPBLENDMBMasked512 x y (VPMOVVec8x64ToM <types.TypeMask> mask))
(blendMaskedInt16x32 x y mask) => (VPBLENDMWMasked512 x y (VPMOVVec16x32ToM <types.TypeMask> mask))
(blendMaskedInt32x16 x y mask) => (VPBLENDMDMasked512 x y (VPMOVVec32x16ToM <types.TypeMask> mask))
(blendMaskedInt64x8 x y mask) => (VPBLENDMQMasked512 x y (VPMOVVec64x8ToM <types.TypeMask> mask))
