Stowage/go
2
0
Fork 0
mirror of https://github.com/golang/go.git synced 2025-12-08 06:10:04 +00:00
Code Issues Projects Releases Packages Wiki Activity

[dev.simd] cmd/compile: remove Add32x4 generic op

Browse source 
This was for my early prototype, not used in real code.

Change-Id: I154a027ae2335d12e44625c0e3ce42a7b7d84976
Reviewed-on: https://go-review.googlesource.com/c/go/+/705335
Reviewed-by: Junyang Shao <shaojunyang@google.com>
LUCI-TryBot-Result: Go LUCI <golang-scoped@luci-project-accounts.iam.gserviceaccount.com>
This commit is contained in:
Cherry Mui 2025-09-18 16:08:06 -04:00
parent 31b664d40b
commit 7ae0eb2e80
2 changed files with 2 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

5
src/cmd/compile/internal/ssa/_gen/genericOps.go
View file

@ -675,9 +675,8 @@ var genericOps = []opData{
{name: "PrefetchCache", argLength: 2, hasSideEffects: true}, // Do prefetch arg0 to cache. arg0=addr, arg1=memory.
{name: "PrefetchCacheStreamed", argLength: 2, hasSideEffects: true}, // Do non-temporal or streamed prefetch arg0 to cache. arg0=addr, arg1=memory.
// XXX SIMD
{name: "Add32x4", argLength: 2}, // arg0 + arg1
{name: "ZeroSIMD", argLength: 0},
// SIMD
{name: "ZeroSIMD", argLength: 0}, // zero value of a vector
{name: "LoadMask8x16", argLength: 2}, // arg0 = ptr, arg1 = mem
{name: "LoadMask8x32", argLength: 2}, // arg0 = ptr, arg1 = mem
{name: "LoadMask8x64", argLength: 2}, // arg0 = ptr, arg1 = mem

6
src/cmd/compile/internal/ssa/opGen.go
View file

@ -5341,7 +5341,6 @@ const (
OpClobberReg
OpPrefetchCache
OpPrefetchCacheStreamed
OpAdd32x4
OpZeroSIMD
OpLoadMask8x16
OpLoadMask8x32
@ -75614,11 +75613,6 @@ var opcodeTable = [...]opInfo{
hasSideEffects: true,
generic: true,
},
{
name: "Add32x4",
argLen: 2,
generic: true,
},
{
name: "ZeroSIMD",
argLen: 0,