mirror of
https://github.com/golang/go.git
synced 2025-12-08 06:10:04 +00:00
915c1839fe
Separate patterns in asmcheck by spaces instead of commas. Many patterns end in comma (like "MOV [$]123,") so separating patterns by comma is not great; they're already quoted, so spaces are fine. Also replace all tabs in the assembly lines with spaces before matching. Finally, replace \$ or \\$ with [$] as the matching idiom. The effect of all these is to make the patterns look like: // amd64:"BSFQ" "ORQ [$]256" instead of the old: // amd64:"BSFQ","ORQ\t\\$256" Update all tests as well. Change-Id: Ia39febe5d7f67ba115846422789e11b185d5c807 Reviewed-on: https://go-review.googlesource.com/c/go/+/716060 LUCI-TryBot-Result: Go LUCI <golang-scoped@luci-project-accounts.iam.gserviceaccount.com> Reviewed-by: Alan Donovan <adonovan@google.com> Reviewed-by: Jorropo <jorropo.pgm@gmail.com>
281 lines
5.9 KiB
Go
281 lines
5.9 KiB
Go
// asmcheck
|
|
|
|
// Copyright 2018 The Go Authors. All rights reserved.
|
|
// Use of this source code is governed by a BSD-style
|
|
// license that can be found in the LICENSE file.
|
|
|
|
package codegen
|
|
|
|
import "math/bits"
|
|
|
|
// ------------------- //
|
|
// const rotates //
|
|
// ------------------- //
|
|
|
|
func rot64(x uint64) uint64 {
|
|
var a uint64
|
|
|
|
// amd64:"ROLQ [$]7"
|
|
// ppc64x:"ROTL [$]7"
|
|
// loong64: "ROTRV [$]57"
|
|
// riscv64: "RORI [$]57"
|
|
a += x<<7 | x>>57
|
|
|
|
// amd64:"ROLQ [$]8"
|
|
// arm64:"ROR [$]56"
|
|
// s390x:"RISBGZ [$]0, [$]63, [$]8, "
|
|
// ppc64x:"ROTL [$]8"
|
|
// loong64: "ROTRV [$]56"
|
|
// riscv64: "RORI [$]56"
|
|
a += x<<8 + x>>56
|
|
|
|
// amd64:"ROLQ [$]9"
|
|
// arm64:"ROR [$]55"
|
|
// s390x:"RISBGZ [$]0, [$]63, [$]9, "
|
|
// ppc64x:"ROTL [$]9"
|
|
// loong64: "ROTRV [$]55"
|
|
// riscv64: "RORI [$]55"
|
|
a += x<<9 ^ x>>55
|
|
|
|
// amd64:"ROLQ [$]10"
|
|
// arm64:"ROR [$]54"
|
|
// s390x:"RISBGZ [$]0, [$]63, [$]10, "
|
|
// ppc64x:"ROTL [$]10"
|
|
// arm64:"ROR [$]54"
|
|
// s390x:"RISBGZ [$]0, [$]63, [$]10, "
|
|
// loong64: "ROTRV [$]54"
|
|
// riscv64: "RORI [$]54"
|
|
a += bits.RotateLeft64(x, 10)
|
|
|
|
return a
|
|
}
|
|
|
|
func rot32(x uint32) uint32 {
|
|
var a uint32
|
|
|
|
// amd64:"ROLL [$]7"
|
|
// arm:"MOVW R\\d+@>25"
|
|
// ppc64x:"ROTLW [$]7"
|
|
// loong64: "ROTR [$]25"
|
|
// riscv64: "RORIW [$]25"
|
|
a += x<<7 | x>>25
|
|
|
|
// amd64:`ROLL [$]8`
|
|
// arm:"MOVW R\\d+@>24"
|
|
// arm64:"RORW [$]24"
|
|
// s390x:"RLL [$]8"
|
|
// ppc64x:"ROTLW [$]8"
|
|
// loong64: "ROTR [$]24"
|
|
// riscv64: "RORIW [$]24"
|
|
a += x<<8 + x>>24
|
|
|
|
// amd64:"ROLL [$]9"
|
|
// arm:"MOVW R\\d+@>23"
|
|
// arm64:"RORW [$]23"
|
|
// s390x:"RLL [$]9"
|
|
// ppc64x:"ROTLW [$]9"
|
|
// loong64: "ROTR [$]23"
|
|
// riscv64: "RORIW [$]23"
|
|
a += x<<9 ^ x>>23
|
|
|
|
// amd64:"ROLL [$]10"
|
|
// arm:"MOVW R\\d+@>22"
|
|
// arm64:"RORW [$]22"
|
|
// s390x:"RLL [$]10"
|
|
// ppc64x:"ROTLW [$]10"
|
|
// arm64:"RORW [$]22"
|
|
// s390x:"RLL [$]10"
|
|
// loong64: "ROTR [$]22"
|
|
// riscv64: "RORIW [$]22"
|
|
a += bits.RotateLeft32(x, 10)
|
|
|
|
return a
|
|
}
|
|
|
|
func rot16(x uint16) uint16 {
|
|
var a uint16
|
|
|
|
// amd64:"ROLW [$]7"
|
|
// riscv64: "OR" "SLLI" "SRLI" -"AND"
|
|
a += x<<7 | x>>9
|
|
|
|
// amd64:`ROLW [$]8`
|
|
// riscv64: "OR" "SLLI" "SRLI" -"AND"
|
|
a += x<<8 + x>>8
|
|
|
|
// amd64:"ROLW [$]9"
|
|
// riscv64: "OR" "SLLI" "SRLI" -"AND"
|
|
a += x<<9 ^ x>>7
|
|
|
|
return a
|
|
}
|
|
|
|
func rot8(x uint8) uint8 {
|
|
var a uint8
|
|
|
|
// amd64:"ROLB [$]5"
|
|
// riscv64: "OR" "SLLI" "SRLI" -"AND"
|
|
a += x<<5 | x>>3
|
|
|
|
// amd64:`ROLB [$]6`
|
|
// riscv64: "OR" "SLLI" "SRLI" -"AND"
|
|
a += x<<6 + x>>2
|
|
|
|
// amd64:"ROLB [$]7"
|
|
// riscv64: "OR" "SLLI" "SRLI" -"AND"
|
|
a += x<<7 ^ x>>1
|
|
|
|
return a
|
|
}
|
|
|
|
// ----------------------- //
|
|
// non-const rotates //
|
|
// ----------------------- //
|
|
|
|
func rot64nc(x uint64, z uint) uint64 {
|
|
var a uint64
|
|
|
|
z &= 63
|
|
|
|
// amd64:"ROLQ" -"AND"
|
|
// arm64:"ROR" "NEG" -"AND"
|
|
// ppc64x:"ROTL" -"NEG" -"AND"
|
|
// loong64: "ROTRV", -"AND"
|
|
// riscv64: "ROL" -"AND"
|
|
a += x<<z | x>>(64-z)
|
|
|
|
// amd64:"RORQ" -"AND"
|
|
// arm64:"ROR" -"NEG" -"AND"
|
|
// ppc64x:"ROTL" "NEG" -"AND"
|
|
// loong64: "ROTRV", -"AND"
|
|
// riscv64: "ROR" -"AND"
|
|
a += x>>z | x<<(64-z)
|
|
|
|
return a
|
|
}
|
|
|
|
func rot32nc(x uint32, z uint) uint32 {
|
|
var a uint32
|
|
|
|
z &= 31
|
|
|
|
// amd64:"ROLL" -"AND"
|
|
// arm64:"ROR" "NEG" -"AND"
|
|
// ppc64x:"ROTLW" -"NEG" -"AND"
|
|
// loong64: "ROTR", -"AND"
|
|
// riscv64: "ROLW" -"AND"
|
|
a += x<<z | x>>(32-z)
|
|
|
|
// amd64:"RORL" -"AND"
|
|
// arm64:"ROR" -"NEG" -"AND"
|
|
// ppc64x:"ROTLW" "NEG" -"AND"
|
|
// loong64: "ROTR", -"AND"
|
|
// riscv64: "RORW" -"AND"
|
|
a += x>>z | x<<(32-z)
|
|
|
|
return a
|
|
}
|
|
|
|
func rot16nc(x uint16, z uint) uint16 {
|
|
var a uint16
|
|
|
|
z &= 15
|
|
|
|
// amd64:"ROLW" -"ANDQ"
|
|
// riscv64: "OR" "SLL" "SRL" -"AND "
|
|
a += x<<z | x>>(16-z)
|
|
|
|
// amd64:"RORW" -"ANDQ"
|
|
// riscv64: "OR" "SLL" "SRL" -"AND "
|
|
a += x>>z | x<<(16-z)
|
|
|
|
return a
|
|
}
|
|
|
|
func rot8nc(x uint8, z uint) uint8 {
|
|
var a uint8
|
|
|
|
z &= 7
|
|
|
|
// amd64:"ROLB" -"ANDQ"
|
|
// riscv64: "OR" "SLL" "SRL" -"AND "
|
|
a += x<<z | x>>(8-z)
|
|
|
|
// amd64:"RORB" -"ANDQ"
|
|
// riscv64: "OR" "SLL" "SRL" -"AND "
|
|
a += x>>z | x<<(8-z)
|
|
|
|
return a
|
|
}
|
|
|
|
// Issue 18254: rotate after inlining
|
|
func f32(x uint32) uint32 {
|
|
// amd64:"ROLL [$]7"
|
|
return rot32nc(x, 7)
|
|
}
|
|
|
|
func doubleRotate(x uint64) uint64 {
|
|
x = (x << 5) | (x >> 59)
|
|
// amd64:"ROLQ [$]15"
|
|
// arm64:"ROR [$]49"
|
|
x = (x << 10) | (x >> 54)
|
|
return x
|
|
}
|
|
|
|
// --------------------------------------- //
|
|
// Combined Rotate + Masking operations //
|
|
// --------------------------------------- //
|
|
|
|
func checkMaskedRotate32(a []uint32, r int) {
|
|
i := 0
|
|
|
|
// ppc64x: "RLWNM [$]16, R[0-9]+, [$]8, [$]15, R[0-9]+"
|
|
a[i] = bits.RotateLeft32(a[i], 16) & 0xFF0000
|
|
i++
|
|
// ppc64x: "RLWNM [$]16, R[0-9]+, [$]8, [$]15, R[0-9]+"
|
|
a[i] = bits.RotateLeft32(a[i]&0xFF, 16)
|
|
i++
|
|
// ppc64x: "RLWNM [$]4, R[0-9]+, [$]20, [$]27, R[0-9]+"
|
|
a[i] = bits.RotateLeft32(a[i], 4) & 0xFF0
|
|
i++
|
|
// ppc64x: "RLWNM [$]16, R[0-9]+, [$]24, [$]31, R[0-9]+"
|
|
a[i] = bits.RotateLeft32(a[i]&0xFF0000, 16)
|
|
i++
|
|
|
|
// ppc64x: "RLWNM R[0-9]+, R[0-9]+, [$]8, [$]15, R[0-9]+"
|
|
a[i] = bits.RotateLeft32(a[i], r) & 0xFF0000
|
|
i++
|
|
// ppc64x: "RLWNM R[0-9]+, R[0-9]+, [$]16, [$]23, R[0-9]+"
|
|
a[i] = bits.RotateLeft32(a[i], r) & 0xFF00
|
|
i++
|
|
|
|
// ppc64x: "RLWNM R[0-9]+, R[0-9]+, [$]20, [$]11, R[0-9]+"
|
|
a[i] = bits.RotateLeft32(a[i], r) & 0xFFF00FFF
|
|
i++
|
|
// ppc64x: "RLWNM [$]4, R[0-9]+, [$]20, [$]11, R[0-9]+"
|
|
a[i] = bits.RotateLeft32(a[i], 4) & 0xFFF00FFF
|
|
i++
|
|
}
|
|
|
|
// combined arithmetic and rotate on arm64
|
|
func checkArithmeticWithRotate(a *[1000]uint64) {
|
|
// arm64: "AND R[0-9]+@>51, R[0-9]+, R[0-9]+"
|
|
a[2] = a[1] & bits.RotateLeft64(a[0], 13)
|
|
// arm64: "ORR R[0-9]+@>51, R[0-9]+, R[0-9]+"
|
|
a[5] = a[4] | bits.RotateLeft64(a[3], 13)
|
|
// arm64: "EOR R[0-9]+@>51, R[0-9]+, R[0-9]+"
|
|
a[8] = a[7] ^ bits.RotateLeft64(a[6], 13)
|
|
// arm64: "MVN R[0-9]+@>51, R[0-9]+"
|
|
a[10] = ^bits.RotateLeft64(a[9], 13)
|
|
// arm64: "BIC R[0-9]+@>51, R[0-9]+, R[0-9]+"
|
|
a[13] = a[12] &^ bits.RotateLeft64(a[11], 13)
|
|
// arm64: "EON R[0-9]+@>51, R[0-9]+, R[0-9]+"
|
|
a[16] = a[15] ^ ^bits.RotateLeft64(a[14], 13)
|
|
// arm64: "ORN R[0-9]+@>51, R[0-9]+, R[0-9]+"
|
|
a[19] = a[18] | ^bits.RotateLeft64(a[17], 13)
|
|
// arm64: "TST R[0-9]+@>51, R[0-9]+"
|
|
if a[18]&bits.RotateLeft64(a[19], 13) == 0 {
|
|
a[20] = 1
|
|
}
|
|
|
|
}
|